- 您现在的位置：买卖IC网 > PDF目录20572 > ISL6596IRZ-T (Intersil)IC MOSFET DRVR SYNC BUCK 10-DFN PDF资料下载
参数资料
| 型号： | ISL6596IRZ-T |
| 厂商： | Intersil |
| 文件页数： | 7/11页 |
| 文件大小： | 0K |
| 描述： | IC MOSFET DRVR SYNC BUCK 10-DFN |
| 标准包装： | 6,000 |
| 配置： | 高端和低端，同步 |
| 输入类型： | PWM |
| 延迟时间： | 19ns |
| 电流 - 峰： | 2A |
| 配置数： | 1 |
| 输出数： | 2 |
| 高端电压 - 最大（自引导启动）： | 36V |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-VFDFN 裸露焊盘 |
| 供应商设备封装： | 10-DFN-EP（3x3） |
| 包装： | 带卷 (TR) |
ISL6596
Operation and Adaptive Shoot-Through Protection
Designed for high speed switching, the ISL6596 MOSFET
driver controls both high-side and low-side N-Channel FETs
from one externally provided PWM signal.
A rising transition on PWM initiates the turn-off of the lower
MOSFET (see “Timing Diagram” on page 6). After a short
propagation delay [t PDLL ], the lower gate begins to fall.
Typical fall times [t FL ] are provided in the “Electrical
Specifications” table on page 4. Adaptive shoot-through
circuitry monitors the LGATE voltage and turns on the upper
gate following a short delay time [t PDHU ] after the LGATE
voltage drops below ~1V. The upper gate drive then begins to
rise [t RU ] and the upper MOSFET turns on.
A falling transition on PWM indicates the turn-off of the upper
application, the PWM rise and fall times through the shutdown
window should not exceed either output’s turn-off propagation
delay plus the MOSFET gate discharge time to ~1V.
Abnormally long PWM signal transition times through the
shutdown window will simply introduce additional dead time
between turn off and turn on of the synchronous bridge’s
MOSFETs. For optimal performance, no more than 50pF
parasitic capacitive load should be present on the PWM line of
ISL6596 (assuming an Intersil PWM controller is used).
Bootstrap Considerations
This driver features an internal bootstrap diode. Simply
adding an external capacitor across the BOOT and PHASE
pins completes the bootstrap circuit.
Equation 1 helps select a proper bootstrap capacitor size:
C BOOT_CAP ≥ --------------------------------------
MOSFET and the turn-on of the lower MOSFET. A short
propagation delay [t PDLU ] is encountered before the upper gate
begins to fall [t FU ]. The adaptive shoot-through circuitry
Q GATE
Δ V BOOT_CAP
(EQ. 1)
Q GATE = ------------------------------- ? N Q1
monitors the UGATE-PHASE voltage and turns on the lower
MOSFET a short delay time, t PDHL , after the upper MOSFET’s
gate voltage drops below 1V. The lower gate then rises [t RL ],
turning on the lower MOSFET. These methods prevent both the
lower and upper MOSFETs from conducting simultaneously
(shoot-through), while adapting the dead time to the gate
charge characteristics of the MOSFETs being used.
This driver is optimized for voltage regulators with large step
down ratio. The lower MOSFET is usually sized larger
compared to the upper MOSFET because the lower
MOSFET conducts for a longer time during a switching
period. The lower gate driver is therefore sized much larger
to meet this application requirement. The 0.4 Ω on-resistance
and 4A sink current capability enable the lower gate driver to
absorb the current injected into the lower gate through the
drain-to-gate capacitor of the lower MOSFET and help
prevent shoot through caused by the self turn-on of the lower
MOSFET due to high dV/dt of the switching node.
PWM Input and Threshold Control
A unique feature of the ISL6596 is the programmable PWM
logic threshold set by the control pin (VCTRL) voltage. The
VCTRL pin should connect to the VCC of the controller, thus
the PWM logic threshold follows with the voltage level of the
controller. For 5V applications, this pin can tie to the driver
Q G1 ? VCC
V GS1
where Q G1 is the amount of gate charge per upper MOSFET
at V GS1 gate-source voltage and N Q1 is the number of
control MOSFETs. The Δ V BOOT_CAP term is defined as the
allowable droop in the rail of the upper gate drive.
As an example, suppose two IRLR7821 FETs are chosen as
the upper MOSFETs. The gate charge, Q G , from the data
sheet is 10nC at 4.5V (V GS ) gate-source voltage. Then the
Q GATE is calculated to be 22nC at VCC level. We will
assume a 200mV droop in drive voltage over the PWM
cycle. We find that a bootstrap capacitance of at least
0.110μF is required. The next larger standard value
capacitance is 0.22μF. A good quality ceramic capacitor is
recommended.
2.0
1.8
1.6
1.4
1.2
1.0
VCC and simplify the routing.
0.8
The ISL6596 also features the adaptable tri-state PWM input.
Once the PWM signal enters the shutdown window, either
MOSFET previously conducting is turned off. If the PWM signal
remains within the shutdown window for longer than the gate
turn-off propagation delay of the previously conducting
0.6
0.4
0.2
20nC
Q GATE = 100nC
MOSFET, the output drivers are disabled and both MOSFET
gates are pulled and held low. The shutdown state is removed
0.0
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
when the PWM signal moves outside the shutdown window.
The PWM rising and falling thresholds outlined in the “Electrical
Specifications” on page 4 determine when the lower and upper
gates are enabled. During normal operation in a typical
7
Δ V BOOT_CAP (V)
FIGURE 2. BOOTSTRAP CAPACITANCE vs BOOT RIPPLE
VOLTAGE
FN9240.1
January 22, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B0N-CY-B1 | CONVERTER MOD DC/DC 18.5V 50W |
| VI-B0L-CY-B1 | CONVERTER MOD DC/DC 28V 50W |
| VI-B0J-CY-B1 | CONVERTER MOD DC/DC 36V 50W |
| VI-B44-CY-B1 | CONVERTER MOD DC/DC 48V 50W |
| MBR2560CTHE3/45 | DIODE ARR SCHOTTKY 60V 15A TO220 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6597CRZ | 功能描述:IC MOSFET DRVR DUAL SYNC 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:高端 输入类型:非反相 延迟时间:200ns 电流 - 峰:250mA 配置数:1 输出数:1 高端电压 - 最大（自引导启动）:600V 电源电压:12 V ~ 20 V 工作温度:-40°C ~ 125°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-DIP 包装:管件 其它名称:*IR2127 |
| ISL6597CRZ-T | 功能描述:IC MOSFET DRVR DUAL SYNC 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:高端 输入类型:非反相 延迟时间:200ns 电流 - 峰:250mA 配置数:1 输出数:1 高端电压 - 最大（自引导启动）:600V 电源电压:12 V ~ 20 V 工作温度:-40°C ~ 125°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-DIP 包装:管件 其它名称:*IR2127 |
| ISL6598DRZ-T | 制造商:Intersil Corporation 功能描述:PB-FREE 48LD 7X7 QFN, T&R, GRAPHICS PROCESSOR DIGITAL CONT. - Tape and Reel 制造商:Intersil Corporation 功能描述:IC GRAPHICS PROCESSOR DGTL 制造商:Intersil 功能描述:4 8LD 7X7 GRAPHICS PROCESSOR DIGTL CONT |
| ISL6605CB | 功能描述:IC MOSFET DRVR SYNC BUCK 8-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:低端 输入类型:非反相 延迟时间:40ns 电流 - 峰:9A 配置数:1 输出数:1 高端电压 - 最大（自引导启动）:- 电源电压:4.5 V ~ 35 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-6，D²Pak（5 引线+接片），TO-263BA 供应商设备封装:TO-263 包装:管件 |
| ISL6605CB-T | 功能描述:IC MOSFET DRVR SYNC BUCK 8-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:低端 输入类型:非反相 延迟时间:40ns 电流 - 峰:9A 配置数:1 输出数:1 高端电压 - 最大（自引导启动）:- 电源电压:4.5 V ~ 35 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-6，D²Pak（5 引线+接片），TO-263BA 供应商设备封装:TO-263 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。