参数资料
型号: ISL6614BCRZ-T
厂商: Intersil
文件页数: 7/11页
文件大小: 0K
描述: IC DRVR DUAL SYNC BUCK 16-QFN
标准包装: 6,000
配置: 高端和低端,同步
输入类型: PWM
延迟时间: 10ns
电流 - 峰: 1.25A
配置数: 2
输出数: 4
高端电压 - 最大(自引导启动): 36V
电源电压: 7 V ~ 13.2 V
工作温度: 0°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-VQFN 裸露焊盘
供应商设备封装: 16-QFN-EP(4x4)
包装: 带卷 (TR)
ISL6614B
Description
PWM
1.5V<PWM<3.2V
1.0V<PWM<2.6V
t PDHU
t PDLU
t PDTS
t TSSHD
t PDTS
UGATE
LGATE
t PDLL
t FL
t RU
t RL
t FU
t TSSHD
t PDHL
FIGURE 1. TIMING DIAGRAM
Operation
Designed for versatility and speed, the ISL6614B MOSFET
driver controls both high-side and low-side N-Channel FETs of
two half-bridge power trains from two externally provided PWM
signals.
Prior to VCC exceeding its POR level, the Pre-POR
overvoltage protection function is activated during initial start-
up; the upper gate (UGATE) is held low and the lower gate
(LGATE), controlled by the Pre-POR overvoltage protection
circuits, is connected to the PHASE. Once the VCC voltage
surpasses the VCC Rising Threshold (See the “Electrical
Specifications” table on page 5), the PWM signal takes control
of gate transitions. A rising edge on PWM initiates the turn-off of
the lower MOSFET (see “TIMING DIAGRAM” on page 7). After
a short propagation delay [t PDLL ], the lower gate begins to fall.
Typical fall times [t FL ] are provided in the “Electrical
Specifications” table on page 5. Adaptive shoot-through
circuitry monitors the PHASE voltage and determines the upper
gate delay time [t PDHU ]. This prevents both the lower and
upper MOSFETs from conducting simultaneously. Once this
delay period is complete, the upper gate drive begins to rise
[t RU ] and the upper MOSFET turns on.
A falling transition on PWM results in the turn-off of the upper
MOSFET and the turn-on of the lower MOSFET. A short
propagation delay [t PDLU ] is encountered before the upper
gate begins to fall [t FU ]. Again, the adaptive shoot-through
circuitry determines the lower gate delay time, t PDHL . The
PHASE voltage and the UGATE voltage are monitored, and
the lower gate is allowed to rise after PHASE drops below a
level or the voltage of UGATE to PHASE reaches a level
depending upon the current direction (See the following
section for details). The lower gate then rises [t RL ], turning on
the lower MOSFET.
7
Advanced Adaptive Zero Shoot-Through Deadtime
Control (Patent Pending)
These drivers incorporate a unique adaptive deadtime control
technique to minimize deadtime, resulting in high efficiency
from the reduced freewheeling time of the lower MOSFETs’
body-diode conduction, and to prevent the upper and lower
MOSFETs from conducting simultaneously. This is
accomplished by ensuring either rising gate turns on its
MOSFET with minimum and sufficient delay after the other has
turned off.
During turn-off of the lower MOSFET, the PHASE voltage is
monitored until it reaches a -0.2V/+0.8V trip point for a
forward/reverse current, at which time the UGATE is released
to rise. An auto-zero comparator is used to correct the r DS(ON)
drop in the phase voltage preventing from false detection of the
-0.2V phase level during r DS(ON) conduction period. In the
case of zero current, the UGATE is released after 35ns delay of
the LGATE dropping below 0.5V. During the phase detection,
the disturbance of LGATE’s falling transition on the PHASE
node is blanked out to prevent falsely tripping. Once the
PHASE is high, the advanced adaptive shoot-through circuitry
monitors the PHASE and UGATE voltages during a PWM
falling edge and the subsequent UGATE turn-off. If either the
UGATE falls to less than 1.75V above the PHASE or the
PHASE falls to less than +0.8V, the LGATE is released to
turn-on.
Three-State PWM Input
A unique feature of these drivers and other Intersil drivers is
the addition of a shutdown window to the PWM input. If the
PWM signal enters and remains within the shutdown window
for a set holdoff time, the driver outputs are disabled and
both MOSFET gates are pulled and held low. The shutdown
state is removed when the PWM signal moves outside the
shutdown window. Otherwise, the PWM rising and falling
thresholds outlined in the the “Electrical Specifications” table
FN9206.3
May 5, 2008
相关PDF资料
PDF描述
TEACL-PIC-HV PROGRAMMER TEACLIPPER/PIC HI/LOW
VI-B3W-CY-B1 CONVERTER MOD DC/DC 5.5V 50W
EEC28DRXI CONN EDGECARD 56POS DIP .100 SLD
VI-B3V-CY-B1 CONVERTER MOD DC/DC 5.8V 50W
VI-B3T-CY-B1 CONVERTER MOD DC/DC 6.5V 50W
相关代理商/技术参数
参数描述
ISL6614BIBZ 功能描述:IC DRVR DUAL SYNC BUCK 14-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET,电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:高端 输入类型:非反相 延迟时间:200ns 电流 - 峰:250mA 配置数:1 输出数:1 高端电压 - 最大(自引导启动):600V 电源电压:12 V ~ 20 V 工作温度:-40°C ~ 125°C 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-DIP 包装:管件 其它名称:*IR2127
ISL6614BIBZ-T 功能描述:IC DRVR DUAL SYNC BUCK 14-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET,电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:高端 输入类型:非反相 延迟时间:200ns 电流 - 峰:250mA 配置数:1 输出数:1 高端电压 - 最大(自引导启动):600V 电源电压:12 V ~ 20 V 工作温度:-40°C ~ 125°C 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-DIP 包装:管件 其它名称:*IR2127
ISL6614BIRZ 功能描述:IC DRVR DUAL SYNC BUCK 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET,电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:高端 输入类型:非反相 延迟时间:200ns 电流 - 峰:250mA 配置数:1 输出数:1 高端电压 - 最大(自引导启动):600V 电源电压:12 V ~ 20 V 工作温度:-40°C ~ 125°C 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-DIP 包装:管件 其它名称:*IR2127
ISL6614BIRZ-T 功能描述:IC DRVR DUAL SYNC BUCK 16-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET,电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:高端 输入类型:非反相 延迟时间:200ns 电流 - 峰:250mA 配置数:1 输出数:1 高端电压 - 最大(自引导启动):600V 电源电压:12 V ~ 20 V 工作温度:-40°C ~ 125°C 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-DIP 包装:管件 其它名称:*IR2127
ISL6614CB 功能描述:IC DRIVER MOSF DUAL SYNC 14SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - MOSFET,电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:低端 输入类型:非反相 延迟时间:40ns 电流 - 峰:9A 配置数:1 输出数:1 高端电压 - 最大(自引导启动):- 电源电压:4.5 V ~ 35 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-6,D²Pak(5 引线+接片),TO-263BA 供应商设备封装:TO-263 包装:管件