参数资料
型号: ISL6627CRZ-T
厂商: Intersil
文件页数: 8/11页
文件大小: 0K
描述: IC CONTROLLER VR11.1 VR12 10DFN
标准包装: 6,000
应用: 控制器,Intel VR11.1,VR12
输出数: 1
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 10-VFDFN 裸露焊盘
供应商设备封装: 10-DFN(3x3)
包装: 带卷 (TR)
ISL6627
P DR = P DR_UP + P DR_LOW + I Q ? VCC
Layout Considerations
A good layout helps reduce the ringing on the switching (PHASE)
P DR_UP = ? ? ? -------------------
? R HI1 R LO1 ? P Qg_Q1
? R HI1 + R EXT1
R LO1 + R EXT1 ?
2
P DR_LOW = ? ----------------------------------- + ------------------------------------- ? ? -------------------
R HI2 + R EXT2 R LO2 + R EXT2 ?
?
----------------------------------- + -------------------------------------
? R HI2 R LO2 ? P Qg_Q2
2
(EQ. 4)
node and significantly lower the stress applied to the MOSFETs as
well as the driver. The following advice is meant to lead to an
optimized layout:
? Keep decoupling circuit loops (VCC-GND and BOOT-PHASE) as
short as possible.
N N
R GI1 R GI2
R EXT1 = R G1 + ------------ R EXT2 = R G2 + ------------
Q1 Q2
The total gate drive power losses are dissipated among the
resistive components along the transition path, as outlined in
Equation 4. The drive resistance dissipates a portion of the total
gate drive power losses, the rest will be dissipated by the external
gate resistors (R G1 and R G2 ) and the internal gate resistors (R GI1
and R GI2 ) of MOSFETs. Figures 5 and 6 show the typical upper and
lower gate drives turn-on current paths.
? Minimize trace inductance, especially on low-impedance lines.
All power traces (UGATE, PHASE, LGATE, GND, VCC) should be
short and wide, as much as possible.
? Minimize the inductance of the PHASE node. Ideally, the
source of the upper and the drain of the lower MOSFET should
be as close as thermally allowable.
? Minimize the current loop of the output and input power trains.
Short the source connection of the lower MOSFET to ground as
close to the transistor pin as feasible. Input capacitors
VCC
BOOT
C GD
D
(especially ceramic decoupling) should be placed as close to
the drain of upper and source of lower MOSFETs as possible.
In addition, connecting the thermal pad of the DFN package to
the power ground through one or several vias is recommended
R HI1
R LO1
G
R G1
R GI1
C GS
S
C DS
Q1
for high switching frequency, high current applications. This is to
improve heat dissipation and allow the part to achieve its full
thermal potential.
Upper MOSFET Self Turn-On Effects at Startup
PHASE
FIGURE 5. TYPICAL UPPER-GATE DRIVE TURN-ON PATH
VCC
D
Should the driver have insufficient bias voltage applied, its
outputs are floating. If the input bus is energized at a high dV/dt
rate while the driver outputs are floating, due to self-coupling via
the internal C GD of the MOSFET, the gate of the upper MOSFET
could momentarily rise up to a level greater than the threshold
voltage of the device, potentially turning on the upper switch.
Therefore, if such a situation could conceivably be encountered,
R HI2
R LO2
G
R G2
C GD
R GI2
C GS
S
C DS
Q2
it is a common practice to place a resistor (R UGPH ) across the
gate and source of the upper MOSFET to suppress the Miller
coupling effect. The value of the resistor depends mainly on the
input voltage’s rate of rise, the C GD /C GS ratio, as well as the
gate-source threshold of the upper MOSFET. A higher dV/dt, a
lower C GD /C GS ratio, and a lower gate-source threshold upper
FET will require a smaller resistor to diminish the effect of the
internal capacitive coupling. For most applications, the
integrated 20k Ω resistor is sufficient, not measurably affecting
FIGURE 6. TYPICAL LOWER-GATE DRIVE TURN-ON PATH
Application Information
MOSFET and Driver Selection
normal performance and efficiency.
The coupling effect can be roughly estimated with Equation 5,
which assumes a fixed linear input ramp and neglects the
clamping effect of the body diode of the upper drive and the
bootstrap capacitor. Other parasitic components, such as lead
DS
? dV ?
dV
V GS_MILLER = ------ ? R ? C rss ? 1 – e dt
iss ?
The parasitic inductances of the PCB and of the power devices’
packaging (both upper and lower MOSFETs) can cause serious
ringing, exceeding absolute maximum rating of the devices. The
negative ringing at the edges of the PHASE node could increase
the bootstrap capacitor voltage through the internal bootstrap
diode, and in some cases, it may overstress the upper MOSFET
driver. Careful layout, proper selection of MOSFETs and
packaging, as well as the driver can minimize such unwanted
inductances and PCB capacitances are also not taken into
account. Figure 7 provides a visual reference for this
phenomenon and its potential solution.
– V
? ------------------------------- ?
------ ? R ? C
dt ? ?
? ?
? ?
(EQ. 5)
stress.
8
R = R UGPH + R GI
C rss = C GD
C iss = C GD + C GS
FN6992.1
January 24, 2014
相关PDF资料
PDF描述
MIC5310-SKYML TR IC REG LDO 3.3V/2.6V .15A 8-MLF
ISL6627CRZ IC CONTROLLER VR11.1 VR12 10DFN
ISL6423EVEZ-T IC VREG SGL LNB W/I2C 28-HTSSOP
ISL6423EVEZ IC VREG SGL LNB W/I2C 28-HTSSOP
LT3022EDHC#PBF IC REG LDO ADJ 1A 16DFN
相关代理商/技术参数
参数描述
ISL6627IRZ 功能描述:功率驱动器IC SYNCH BUCK MSFT 5V DRVR VR12 3X3 RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube
ISL6627IRZ-T 功能描述:功率驱动器IC SYNCH BUCK MSFT 5V DRVR VR12 3X3 RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube
ISL6700EVAL1 功能描述:EVALUATION BOARD ISL6700 RoHS:否 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
ISL6700EVAL1Z 功能描述:EVALUATION BOARD FOR ISL6700 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:* 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口,收发器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板
ISL6700IB 功能描述:IC DRIVER HALF BRIDGE DUAL 8SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - MOSFET,电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:低端 输入类型:非反相 延迟时间:40ns 电流 - 峰:9A 配置数:1 输出数:1 高端电压 - 最大(自引导启动):- 电源电压:4.5 V ~ 35 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-6,D²Pak(5 引线+接片),TO-263BA 供应商设备封装:TO-263 包装:管件