参数资料
| 型号： | ISL80102IRAJZ |
| 厂商： | Intersil |
| 文件页数： | 14/16页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO ADJ 2A 10DFN |
| 标准包装： | 100 |
| 稳压器拓扑结构： | 正，可调式 |
| 输出电压： | 0.8 V ~ 5 V |
| 输入电压： | 2.2 V ~ 6 V |
| 电压 - 压降（标准）： | 0.081V @ 2A |
| 稳压器数量： | 1 |
| 电流 - 输出： | 2A（最小值） |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-VFDFN 裸露焊盘 |
| 供应商设备封装： | 10-DFN（3x3） |
| 包装： | 管件 |
ISL80102, ISL80103
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make
sure you have the latest Rev.
DATE
May 23, 2013
June 14, 2012
February 14, 2012
December 14, 2011
March 4, 2011
March 4, 2010
REVISION
FN6660.6
FN6660.5
FN6660.4
FN6660.3
FN6660.2
FN6660.1
14
CHANGE
Pin Descriptions on page page 3, updated EPAD section From: EPAD at ground potential. Soldering it directly to
GND plane is optional. To: EPAD must be connected to copper plane with as many vias as possible for proper
electrical and optimal thermal performance.
Removed obsolete part numbers: ISL80102IR33Z, ISL80102IR50Z, ISL80103IR33Z, ISL80103IR50Z from
Added evaluation boards to ordering information table on page 2: ISL80103IR50Z and ISL80103EVAL2Z.
Features on page 1: Removed 5 Ld TO220 and 5 Ld TO263.
Input Voltage Requirements on page 12: Removed the sentence “those applications that cannot accommodate
the profile of the TO220/TO263”.
In “Thermal Information” on page 4, corrected θ JA from 48 to 45.
Increased “VEN(HIGH)” minimum limit from 0.4V to 0.616 and added the “VEN(LOW)” spec for clarity on page 5.
Increased “Turn-on Threshold” minimum limit on page 5 from 0.3V to 0.4V.
Updated “Package Outline Drawing” on page 16 as follows:
Removed package outline and included center to center distance between lands on recommended land pattern.
Removed Note 4 "Dimension b applies to the metallized terminal and is measured between 0.18mm and 0.30mm
from the terminal tip." since it is not applicable to this package. Renumbered notes accordingly.
Converted to new template
On page 1 - first paragraph, changed "Fixed output voltage options are available in 1.5V, 1.8V, 2.5V, 3.3V and 5V"
to "Fixed output voltage options are available in 1.8V, 2.5V, 3.3V and 5V"
In “Ordering Information” table on page 2, removed ISL80102IR15Z and ISL80103IR15Z.
In Note 3 on page 2, below the “Ordering Information” table , removed '1.5V', so it reads “The 3.3V and 5V fixed
output voltages will be released in the future. Please contact Intersil Marketing for more details.”
Corrected Features on page 1 as follows:
-Changed bullet "? 185mV Dropout @ 3A, 125mV Dropout @ 2A" to "? Very Low 120mV Dropout at 3A"
-Changed bullet "? 65dB Typical PSRR" to "? 62dB Typical PSRR"
-Deleted 0.5% Initial VOUT Accuracy
Modified Figure 1 and placed as “TYPICAL APPLICATION” on page 1.
Moved Pinout to page 3
In “Block Diagram” on page 2, corrected resistor associated with M5 from R4 to R5
Updated “Block Diagram” on page 2 as follows”
- Added M8 from SS to ground.
Updated Figure 1 on page 1 as follows:
-Corrected Pin 6 from SS to IRSET
-Removed Note 11 callout "Minimum cap on VIN and VOUT required for stability." Added Note "*CSS is optional.
See Note 12 on Page 5." and “** CPB is optional. See “Functional Description” on page 12 for more information.”
Added "The 1.5V, 3.3V and 5V fixed output voltages will be released in the future." to Note 3 on page 2.
In “Thermal Information” on page 4, updated Theta JA from 45 to 48.
In “Soft-Start Operation (Optional)” on page 12:
-Changed "The external capacitor always gets discharged to 0V at start-up of after coming out of a chip disable.
"The external capacitor always gets discharged to ground pin potential at start-up or enabling."
-Changed "The soft-start function effectively limits the amount of in-rush current below the programmed current
limit during start-up or an enable sequence to avoid an overcurrent fault condition." to "The soft-start feature
effectively reduces the in-rush current at power-up or LDO enable until VOUT reaches regulation."
-Added "See Figures 25 through 27 in the “Typical Operating Performance Curves” beginning on page 6."
-Added “RPD is the on resistance of the pull-down MOSFET, M8. RPD is 300 ? typically.”
FN6660.6
June 14, 2013
相关PDF资料 |
PDF描述 |
|---|---|
| BAJ2CC0WFP-E2 | IC REG LDO 12V 1A TO252-5 |
| SPX2945M3-L-5-0/TR | IC REG LDO 5V .4A SOT223-3 |
| MIC5320-NDYMT TR | IC REG LDO 2.85V/1.85V 6-TMLF |
| MIC5320-LLYMT TR | IC REG LDO 2.7V .15A 6-TMLF |
| BA09CC0WFP-E2 | IC REG LDO 9V 1A TO252-5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL80102IRAJZ-T | 功能描述:IC REG LDO ADJ 2A 10DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 稳压器拓扑结构:正，固定式或可调式 输出电压:3.3V，2.5 V ~ 11 V 输入电压:6.5 V ~ 45 V 电压 - 压降（标准）:0.9V @ 400mA 稳压器数量:1 电流 - 输出:400mA（最小） 电流 - 限制（最小）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-WQFN 裸露焊盘 供应商设备封装:16-TQFN-EP（5x5） 包装:带卷 (TR) |
| ISL80102IRAJZ-T7A | 制造商:Intersil Corporation 功能描述:SINGLE 2A, ADJ V VOUT LDO - 3X3 10LD DFN PB-FREE W/ANNEAL, 2 - Tape and Reel 制造商:Intersil Corporation 功能描述:IC REG LDO ADJ 2A 10DFN 制造商:Intersil Corporation 功能描述:ISL80102 Series 2.2 - 6 V Single 2 A Adj. 0.8 - 5 Vout LDO - DFN-10 |
| ISL80102IRAJZ-TK | 功能描述:低压差稳压器 - LDO SNG 2A ADJVVOUTLDO 3X310LDDFNW/ANNEAL1 RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| ISL80103 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:High Performance 2A and 3A Linear Regulators |
| ISL80103EVAL2Z | 功能描述:EVAL BOARD FOR ISL80103 RoHS:是 类别:编程器，开发系统 >> 评估板 - 线性稳压器 (LDO) 系列:- 产品变化通告:1Q2012 Discontinuation 30/Mar/2012 设计资源:NCP590MNDPTAGEVB Gerber Files 标准包装:1 系列:- 每 IC 通道数:2 - 双 输出电压:1.8V，2.8V 电流 - 输出:300mA 输入电压:2.1 ~ 5.5 V 稳压器类型:正，固定式 工作温度:-40°C ~ 85°C 板类型:完全填充 已供物品:板 已用 IC / 零件:NCP590MNDP 其它名称:NCP590MNDPTAGEVB-NDNCP590MNDPTAGEVBOS |
发布紧急采购，3分钟左右您将得到回复。