- 您现在的位置：买卖IC网 > PDF目录15129 > ISL8701IBZ (Intersil)IC SEQUENCER QUAD ADJ 14-SOIC PDF资料下载
参数资料
| 型号： | ISL8701IBZ |
| 厂商： | Intersil |
| 文件页数： | 7/13页 |
| 文件大小： | 0K |
| 描述： | IC SEQUENCER QUAD ADJ 14-SOIC |
| 标准包装： | 1,000 |
| 类型： | 序列发生器 |
| 监视电压数目： | 4 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 高有效/低有效 |
| 复位超时： | 可调节/可选择 |
| 电压 - 阀值： | 可调节/可选择 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 14-SOICN |
| 包装： | 管件 |
ISL8700, ISL8701, ISL8702
detected as a fault, depending on the direction from which it
is approached. These two equations may be used to
determine the required value of Vtol for a given system. For
example, if V IN is 12V, Vhys = (0.1 x 12)/1.17 = 1.03V. If V IN
must remain within 12V ± 1.5V, V tol = 1.5 - 1.03/2 = 0.99V.
This will give a window of 12 ±0.48V where the system is
guaranteed not to be in fault and a limit of 12 ±1.5V beyond
which the system is guaranteed to be in fault.
It is wise to check both these voltages for if the latter is made
too tight, the former will cease to exist. This point comes
when V tol < V hys /2 and results from the fact that the
acceptable window for the OV pin no longer aligns with the
acceptable window for the UV pin. In this case, the
Programming the ENABLE Output Delays
The delay timing between the four sequenced ENABLE outputs
are programmed with four external passive components. The
delay from a valid V IN (ISL8700 and ISL8701) to ENABLE_A
and SEQ_EN being valid (ISL8702) to ENABLE_A is
determined by the value of the capacitor on the TIME pin to
GND. The external TIME pin capacitor is charged with a 2.6μA
current source. Once the voltage on TIME is charged up to the
internal reference voltage, (V TIME_VTH ) the ENABLE_A output
is released out of its reset state. The capacitor value for a
desired delay (±10%) to ENABLE_A once V IN and SEQ_EN
where applicable has been satisfied is determined by using
Equation 5:
application will have to be changed such that UV and OV are
provided separate resistor strings. In this case the UV and
OV thresholds can be individually controlled by adjusting the
C TIME = t VINSEQpd ? 770k Ω
(EQ. 5)
relevant divider.
The previous example will give voltage thresholds:
with V IN rising
Once ENABLE_A reaches V TIME_VTH , the TIME pin is pulled
low in preparation for a sequenced off signal via SEQ_EN. At
this time, the sequencing of the subsequent outputs is started.
ENABLE_B is released out of reset after a programmable time,
UVr = V IN – V tol + V hys ? 2 = 11.5Vand
OVr = V IN + V tol + V hys ? 2 = 13.5V
with V IN falling
OVf = V IN + V tol – V hys ? 2 = 12.5Vand
(EQ. 2)
(EQ. 3)
then ENABLE_C, then ENABLE _D, all with their own
programmed delay times.
The subsequent delay times are programmed with a single
external resistor for each ENABLE output providing maximum
flexibility to the designer through the choice of the resistor value
connected from TB, TC and TD pins to GND. The resistor
UVf = V IN – V tol – V hys ? 2 = 10.5V
So with a single three resistor string, the resistor values can
be calculated using Equation 4:
R I = ( V REF ? I load ) ( 1 – V tol ? V IN ) (EQ. 4)
R m = 2 ( V REF × V tol ) ? ( V IN × I load )
values determine the charge and discharge rate of an internal
capacitor comprising an RC time constant for an oscillator
whose output is fed into a counter generating the timing delay
to ENABLE output sequencing.
The R TX value for a given delay time is defined as Equation 6:
R TX = ---------------------
R u = ( 1 ? I load ) × ( V IN – V REF ) ( 1 + V tol ? V IN )
For the above example with Vtol = 0.99V, assuming a 100μA
Iload at V IN = 12V:
R l = 10.7k Ω
R m = 1.9k Ω
R u = 107.3k Ω
7
t del
1667nF
(EQ. 6)
FN9250.2
March 21, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| RYM06DRST-S273 | CONN EDGECARD 12POS DIP .156 SLD |
| GBM43DCBN-S189 | CONN EDGECARD 86POS R/A .156 SLD |
| ISL8700IBZ | IC SEQUENCER QUAD ADJ 14-SOIC |
| RSM06DRST-S273 | CONN EDGECARD 12POS DIP .156 SLD |
| VI-J50-EY-F1 | CONVERTER MOD DC/DC 5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL8701IBZ-T | 功能描述:监控电路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| ISL8702AIBZ | 功能描述:监控电路 ADJ QUAD SEQNCR - 14 NSOIC W/ANNEAL RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| ISL8702AIBZ-T | 功能描述:监控电路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| ISL8702IBZ | 功能描述:监控电路 ADJ QUAD SEQNCR - 14 NSOIC W/ANNEAL RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| ISL8702IBZ-T | 功能描述:监控电路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。