- 您现在的位置：买卖IC网 > PDF目录16209 > ISL8702AIBZ (Intersil)IC SEQUENCER QUAD ADJ 14-SOIC PDF资料下载
参数资料
| 型号： | ISL8702AIBZ |
| 厂商： | Intersil |
| 文件页数： | 4/12页 |
| 文件大小： | 0K |
| 描述： | IC SEQUENCER QUAD ADJ 14-SOIC |
| 标准包装： | 50 |
| 类型： | 序列发生器 |
| 监视电压数目： | 4 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 高有效/低有效 |
| 复位超时： | 可调节/可选择 |
| 电压 - 阀值： | 可调节/可选择 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 14-SOICN |
| 包装： | 管件 |
| 产品目录页面： | 1244 (CN2011-ZH PDF) |
ISL8700A, ISL8701A, ISL8702A, ISL8703A, ISL8704A, ISL8705A
Functional Block Diagram
V IN (2.8V MIN - 27V MAX)
V IN
VREF
1.17V
VOLTAGE
REFERENCE
SEQ_EN
VIN
3.5V
INTERNAL VOLTAGE
REGULATOR
UV
+
-
+
eo
LOGIC
2.0V VIN POR
ENABLE_A
OV
FAULT
-
30 μ s
ENABLE_B
ENABLE_C
GND
V TIME_VTH
VI N
PROGRAMMABLE
DELAY TIMER
ENABLE_D
2.6 μ A
TIME
TB
TC
TD
Functional Description
The ISL870XA family of ICs provides four delay adjustable
sequenced outputs while monitoring a single distributed voltage
in the nominal range of 3.3V to 24V for both under and
overvoltage. Only when the voltage is in compliance will the
ISL870XA initiate the pre-programmed A-B-C-D sequence of
the ENABLE (ISL8700A, ISL8702A, ISL8704A) or ENABLE#
(ISL8701A, ISL8703A, ISL8705A) outputs. Although this IC has
a bias range of 3.3V to 24V it can monitor any voltage >1.22V
via the external divider if a suitable bias voltage is otherwise
provided.
During initial bias voltage (V IN ) application the ISL8700A,
ISL8702A, ISL8704A ENABLE outputs are held low once
V IN = 1V whereas the ISL8701A, ISL8703A, ISL8705A
ENABLE# outputs follow the rising V IN . Once V IN > the V bias
power on reset threshold (POR) of 2.8V, V IN is constantly
monitored for compliance via the input voltage resistor divider
and the voltages on the UV and OV pins and reported by the
FAULT output. Internally, voltage regulators generate 3.5V and
1.17V ±5% voltage rails for internal usage once V IN > POR.
Once UV > 1.22V and with the SEQ_EN pin high or open,
(SEQ_EN# must be pulled low on ISL8704A, ISL8705A) the
auto sequence of the four ENABLE (ENABLE#) outputs begins
as the TIME pin charges its external capacitor with a 2.6μA
current source. The voltage on TIME is compared to the
internal reference (V TIME_VTH ) comparator input and when
4
greater than V TIME_VTH the ISL8700A, ISL8702A, ISL8704A
ENABLE_A is released to go high via an external pull-up
resistor or a pull-up in a DC/DC convertor enable input, for
example. Conversely, ENABLE#_A output will be pulled low at
this time on an ISL8701A, ISL8703A, ISL8705A. The time
delay generated by the external capacitor is to assure
continued voltage compliance within the programmed limits, as
during this time any OV or UV condition will halt the start-up
process. TIME cap is discharged once V TIME_VTH is met.
Once ENABLE_A is active (either released high on the
ISL8700A, ISL8702A, ISL8704A or pulled low, ISL8701A,
ISL8703A, ISL8705A) a counter is started and using the
resistor on TB as a timing component a delay is generated
before ENABLE_B is activated. At this time, the counter is
restarted using the resistor on TC as its timing component for
a separate timed delay until ENABLE_C is activated. This
process is repeated for the resistor on TD to complete the
A-B-C-D sequencing order of the ENABLE or ENABLE#
outputs. At any time during sequencing if an OV or UV event
is registered, all four ENABLE outputs will immediately return
to their reset state; low for ISL8700A, ISL8702A, ISL8704A
and high for ISL8701A, ISL8703A, ISL8705A. C TIME is
immediately discharged after initial ramp up thus waiting for
subsequent voltage compliance to restart. Once sequencing
is complete, any subsequently registered UV or OV event will
trigger an immediate and simultaneous reset of all ENABLE or
ENABLE# outputs.
FN6381.0
October 12, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J7X-EZ-F1 | CONVERTER MOD DC/DC 5.2V 25W |
| X5323S8IZT1 | IC CPU SUPERVISOR 32K EE 8-SOIC |
| VI-J7X-EY-S | CONVERTER MOD DC/DC 5.2V 50W |
| VI-J7W-EZ-F4 | CONVERTER MOD DC/DC 5.5V 25W |
| VI-J7W-EZ-F3 | CONVERTER MOD DC/DC 5.5V 25W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL8702AIBZ-T | 功能描述:监控电路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| ISL8702IBZ | 功能描述:监控电路 ADJ QUAD SEQNCR - 14 NSOIC W/ANNEAL RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| ISL8702IBZ-T | 功能描述:监控电路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| ISL8703AIBZ | 功能描述:监控电路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| ISL8703AIBZ-T | 功能描述:监控电路 ADJ QD SEQNCR 14N W/ANNEAL RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。