- 您现在的位置：买卖IC网 > PDF目录13125 > ISL9012IRMNZ (Intersil)IC REG LDO 3V/3.3V 10-DFN PDF资料下载
参数资料
| 型号： | ISL9012IRMNZ |
| 厂商： | Intersil |
| 文件页数： | 10/11页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO 3V/3.3V 10-DFN |
| 产品培训模块： | Patient Monitoring and Diagnostic Equipment Solutions |
| 标准包装： | 100 |
| 稳压器拓扑结构： | 正，固定式 |
| 输出电压： | 3V，3.3V |
| 输入电压： | 2.3 V ~ 6.5 V |
| 电压 - 压降（标准）： | 0.125V @ 150mA，0.2V @ 300mA |
| 稳压器数量： | 2 |
| 电流 - 输出： | 150mA（最小），300mA（最小） |
| 电流 - 限制（最小）： | 350mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-VFDFN 裸露焊盘 |
| 供应商设备封装： | 10-DFN（3x3） |
| 包装： | 管件 |
ISL9012
delays the VO2 turn-on until the VO1 output reaches its
target level.
If EN2 is brought high, and EN1 goes high after VO2 starts
its output ramp, then the ISL9012 immediately starts to ramp
up the VO1 output.
If both EN1 and EN2 are high, the VO1 output has priority,
and is always powered up first.
During operation, whenever the VIN voltage drops below
about 1.8V, the ISL9012 immediately disables both LDO
outputs. When VIN rises back above 2.1V, the device
re-initiates its start-up sequence and LDO operation will
resume automatically.
Reference Generation
The reference generation circuitry includes a trimmed
bandgap, a trimmed voltage reference divider, a trimmed
current reference generator, and an RC noise filter. The filter
includes the external capacitor connected to the CBYP pin.
A 0.01μF capacitor connected CBYP implements a 100Hz
lowpass filter, and is recommended for most high
performance applications. For the lowest noise application, a
0.1μF or greater CBYP capacitor should be used. This filters
the reference noise to below the 10Hz to1kHz frequency
band, which is crucial in many noise-sensitive applications.
The bandgap generates a zero temperature coefficient (TC)
voltage for the reference divider. The reference divider
provides the regulation reference, POR detection thresholds,
and other voltage references required for current generation
and over-temperature detection.
The current generator outputs references required for
adaptive biasing as well as references for LDO output
current limit and thermal shutdown determination.
LDO Regulation and Programmable Output Divider
The LDO Regulator is implemented with a high-gain
operational amplifier driving a PMOS pass transistor. The
design of the ISL9012 provides a regulator that has low
quiescent current, fast transient response, and overall
stability across all operating and load current conditions.
LDO stability is guaranteed for a 1μF to 10μF output
capacitor that has a tolerance better than 20% and ESR less
than 200m Ω . The design is performance-optimized for a 1μF
capacitor. Unless limited by the application, use of an output
capacitor value above 4.7μF is not recommended as LDO
performance improvement is minimal.
Soft-start circuitry integrated into each LDO limits the initial
ramp-up rate to about 30μs/V to minimize current surge. The
ISL9012 provides short-circuit protection by limiting the
output current to about 475mA.
Each LDO uses an independently trimmed 1V reference. An
internal resistor divider drops the LDO output voltage down
to 1V. This is compared to the 1V reference for regulation.
The resistor division ratio is programmed in the factory to
10
one of the following output voltages: 1.5V, 1.8V, 1.85V, 2.5V,
2.6V, 2.7V, 2.8V, 2.85V, 2.9V, 3.0V, and 3.3V.
Power-On Reset Generation
LDO-2 has a Power-on Reset signal generation circuit which
outputs to the POR pin. The POR signal is generated as
follows:
A POR comparator continuously monitors the voltage of the
LDO-2 output. The LDO enters a power-good state when the
output voltage is above 94% of the expected output voltage
for a period exceeding the LDO PGOOD entry delay time. In
the power-good state, the open-drain POR output is in a
high-impedance state. An external resistor can be added
between the POR output and either LDO output or the input
voltage, VIN.
The power-good state is exited when the LDO-2 output falls
below 90% of the expected output voltage for a period longer
than the PGOOD exit delay time. While power-good is false,
the ISL9012 pulls the respective POR pin low.
The PGOOD entry and exit delays are determined by the
value of the external capacitor connected to the CPOR pin.
For a 0.01μF capacitor, the entry and exit delays are 200ms
and 25μs respectively. Larger or smaller capacitor values will
yield proportionately longer or shorter delay times. The POR
exit delay should never be allowed to be less than 10μs to
ensure sufficient immunity against transient induced false
POR triggering.
Overheat Detection
The bandgap outputs a proportional-to-temperature current
that is indicative of the temperature of the silicon. This
current is compared with references to determine if the
device is in danger of damage due to overheating. When the
die temperature reaches about +145°C, one or both of the
LDO’s momentarily shut down until the die cools sufficiently.
In the overheat condition, only the LDO sourcing more than
50mA will be shut off. This does not affect the operation of
the other LDO. If both LDOs source more than 50mA and an
overheat condition occurs, both LDO outputs are disabled.
Once the die temperature falls back below about +110°C,
the disabled LDO(s) are re-enabled and soft-start
automatically takes place.
FN9220.3
March 11, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| RPR20-2405S-1 | CONV DC/DC 20W 12-36VIN 05VOUT |
| RMM15DRSD-S273 | CONN EDGECARD 30POS DIP .156 SLD |
| VI-B1H-EU-F1 | CONVERTER MOD DC/DC 52V 200W |
| MIC809MU TR | IC RESET GEN 4.38V VTH SOT23-3 |
| LTC3735EUHF#PBF | IC CTRLR DC/DC 2PH HI EFF 38-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL9012IRMNZ-T | 功能描述:IC REG LDO 3V/3.3V 10-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:2,000 系列:- 稳压器拓扑结构:正，可调式 输出电压:1.2 V ~ 5 V 输入电压:2.5 V ~ 7 V 电压 - 压降（标准）:0.24V @ 800mA 稳压器数量:1 电流 - 输出:800mA 电流 - 限制（最小）:1.2A 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-261-5，TO-261AB 供应商设备封装:SOT-223-5 包装:带卷 (TR) 其它名称:*LP3964EMPX-ADJLP3964EMPX-ADJLP3964EMPX-ADJ-NDLP3964EMPX-ADJ/NOPBTR |
| ISL9012IRNFZ | 功能描述:IC REG LDO 3.3V/2.5V 10-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:1 系列:- 稳压器拓扑结构:正，可调式 输出电压:1.25 V ~ 10 V 输入电压:2.9 V ~ 12 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:700mA 电流 - 限制（最小）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-VFDFN 裸露焊盘 供应商设备封装:10-DFN（3x3） 包装:Digi-Reel® 其它名称:NCV8535MNADJR2GOSDKR |
| ISL9012IRNFZ-T | 功能描述:IC REG LDO 3.3V/2.5V 10-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:2,000 系列:- 稳压器拓扑结构:正，可调式 输出电压:1.2 V ~ 5 V 输入电压:2.5 V ~ 7 V 电压 - 压降（标准）:0.24V @ 800mA 稳压器数量:1 电流 - 输出:800mA 电流 - 限制（最小）:1.2A 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-261-5，TO-261AB 供应商设备封装:SOT-223-5 包装:带卷 (TR) 其它名称:*LP3964EMPX-ADJLP3964EMPX-ADJLP3964EMPX-ADJ-NDLP3964EMPX-ADJ/NOPBTR |
| ISL9012IRNJZ | 功能描述:IC REG LDO 3.3V/2.8V 10-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:1 系列:- 稳压器拓扑结构:正，可调式 输出电压:1.25 V ~ 10 V 输入电压:2.9 V ~ 12 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:700mA 电流 - 限制（最小）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-VFDFN 裸露焊盘 供应商设备封装:10-DFN（3x3） 包装:Digi-Reel® 其它名称:NCV8535MNADJR2GOSDKR |
| ISL9012IRNJZ-T | 功能描述:IC REG LDO 3.3V/2.8V 10-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:2,000 系列:- 稳压器拓扑结构:正，可调式 输出电压:1.2 V ~ 5 V 输入电压:2.5 V ~ 7 V 电压 - 压降（标准）:0.24V @ 800mA 稳压器数量:1 电流 - 输出:800mA 电流 - 限制（最小）:1.2A 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-261-5，TO-261AB 供应商设备封装:SOT-223-5 包装:带卷 (TR) 其它名称:*LP3964EMPX-ADJLP3964EMPX-ADJLP3964EMPX-ADJ-NDLP3964EMPX-ADJ/NOPBTR |
发布紧急采购，3分钟左右您将得到回复。