参数资料
型号: ISL9305IRTHWCNLZ-T
厂商: Intersil
文件页数: 8/17页
文件大小: 661K
描述: IC REG QD BUCK/LINEAR 16TQFN
产品培训模块: Patient Monitoring and Diagnostic Equipment Solutions
标准包装: 6,000
拓扑: 降压(降压)(2),线性(LDO)(2)
功能: 任何功能
输出数: 4
频率 - 开关: 3MHz
电压/电流 - 输出 1: 0.8 V ~ 5.5 V,800mA
电压/电流 - 输出 2: 0.8 V ~ 5.5 V,800mA
电压/电流 - 输出 3: 0.9 V ~ 3.3 V,350mA
带 LED 驱动器:
带监控器:
带序列发生器:
电源电压: 1.5 V ~ 5.5 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-WQFN 裸露焊盘
供应商设备封装: 16-TQFN-EP(4x4)
包装: 带卷 (TR)
ISL9305H
8
FN7724.1
October 5, 2011
Undervoltage Lockout (UVLO)
An undervoltage lockout (UVLO) circuit is provided on ISL9305H. The
UVLO circuit block can prevent abnormal operation in the event that
the supply voltage is too low to guarantee proper operation. The
UVLO on VINDCD1 is set for a typical 2.2V with 100mV hysteresis.
VINLDO1 and VINLDO2 are set for a typical 1.4V with 50mV
hysteresis. When the input voltage is sensed to be lower than the
UVLO threshold, the related channel is disabled.
DCDPG (DCD Power-Good)
ISL9305H offers an open-drain Power-Good signal with
programmable delay time for monitoring the converters DCD1
and DCD2 output voltages status.
When both DCD1 and DCD2 are enabled and their output voltages
are within the power-good window, an internal power-good signal is
issued to turn off the open-drain MOSFET so the DCDPG pin voltage
can be externally pulled high after a programmed delay time. If
either DCD1 or DCD2 output voltages or both of them are not within
the power-good window, the DCDPG outputs an open-drain logic low
signal after the programmed delay time.
When there is only one DCD converter (either DCD1 or DCD2) is
enabled, then the DCDPG only indicates the status of this active
DCD converter. For example, if only DCD1 converter is enabled
and DCD2 converter is disabled, when DCD1 output is within the
power-good window, internal power-good signal will be issued to
turn off the open-drain MOSFET so the DCDPG pin voltage is
externally pulled high after the programmed delay time. If output
voltage of DCD1 is outside the power-good window, the DCDPG
outputs an open-drain logic low signal after the programmed
delay time. It is similar when only DCD2 is enabled and DCD1 is
disabled. When both converters are disabled, DCDPG always
outputs the open-drain logic low signal.
Low Dropout Operation
Both DCD1 and DCD2 converters feature the low dropout operation
to maximize the battery life. When the input voltage drops to a level
that the converter can no longer operate under switching regulation
to maintain the output voltage, the P-Channel MOSFET is completely
turned on (100% duty cycle). The dropout voltage under such a
condition is the product of the load current and the ON-resistance of
the P-Channel MOSFET. Minimum required input voltage V
IN
 under
such condition is the sum of output voltage plus the voltage drop
across the inductor and the P-Channel MOSFET switch.
Active Output Voltage Discharge For
DCD1/DCD2
The ISL9305H offers a feature to actively discharge the output
voltage of DCD1 and DCD2 via an internal bleeding resistor
(typical 115&) when the channel is disabled. This feature is
enabled by default, but can be individually outputs can be
disabled through programming the control bit in
DCD_PARAMETER register.
Thermal Shutdown
The ISL9305H provides built-in thermal protection function with
thermal shutdown threshold temperature set at +155癈 with
+25癈 hysteresis (typical). When the die temperature is sensed
to reach +130癈, the regulator is completely shut down and as
the temperature is sensed to drop to +105癈 (typical), the device
resumes normal operation starting from the soft-start.
I
2
C Compatible Interface
The ISL9305H offers an I
2
C compatible interface, using two pins:
SCLK for the serial clock and SDAT for serial data respectively.
According to the I
2
C specifications, a pull-up resistor is needed for
the clock and data signals to connect to a positive supply. When the
ISL9305 and the host use different supply voltages, the pull-up
resistors should be connected to the higher voltage rail.
Signal timing specifications should satisfy the standard I
2
C bus
specification. The maximum bit rate is 400kb/s and more details
regarding the I
2
C specifications can be found from Philips.
I
2
C Slave Address
The ISL9305H serves as a slave device and the 7-bit default chip
address is 1101000, as shown in Figure 4. According to the I
2
C
specifications, here the value of Bit 0 determines the direction of
the message (0 means write and 1 means read).
I
2
C Protocol
Figures 5, 6, and 7 show three typical I
2
C-bus transaction protocols.
FIGURE 4. I
2
C SLAVE ADDRESS
1
R/W
1
0
1
0
0
0
BIT 2
BIT 3
BIT 0
BIT 1
BIT 6
BIT 7
BIT 4
BIT 5
MSB
LSB
相关PDF资料
PDF描述
F950J476MAAAQ2 CAP TANT 47UF 6.3V 20% 1206
C0603X5R1E102M CAP CER 1000PF 25V 20% X5R 0201
ISL6612CRZ IC MOSFET DRVR SYNC BUCK 10-DFN
ISL6612ACRZ IC MOSFET DRVR SYNC BUCK 10-DFN
ISL9305IRTHWCLBZ-T IC REG QD BUCK/LINEAR 16TQFN
相关代理商/技术参数
参数描述
ISL9305IRTHWCNYZ-T 功能描述:电流型 PWM 控制器 DL DC/DC & DLLDO /1 8/1 2/3 TQFN L16 RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14
ISL9305IRTHWCNYZ-T7A 制造商:Intersil Corporation 功能描述:DUAL DC/DC & DUAL LDO W/ I2C,1.2/1.8/3.3/0.9 ,16LD 4X4TQFN,1 - Tape and Reel 制造商:Intersil Corporation 功能描述:IC REG QD BUCK/LINEAR 16TQFN 制造商:Intersil 功能描述:3Mhz Dual Buck LDO w/ I2C IC
ISL9305IRTHWLNCZ-T 功能描述:电流型 PWM 控制器 DL DC/DC & DLLDO /1 8/1 2/3 TQFN L16 RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14
ISL9305IRTWBNLZ-T 功能描述:电流型 PWM 控制器 DL DC/DC & DLLDO /1 8/1 2/3 TQFN L16 RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14
ISL9305IRTWCLBZ-T 功能描述:电流型 PWM 控制器 DL DC/DC & DLLDO /1 8/1 2/3 TQFN L16 RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14