- 您现在的位置：买卖IC网 > PDF目录16609 > ISL97649BIRZ-T (Intersil)IC POWER MANAGEMENT PDF资料下载
参数资料
| 型号： | ISL97649BIRZ-T |
| 厂商： | Intersil |
| 文件页数： | 12/20页 |
| 文件大小： | 0K |
| 描述： | IC POWER MANAGEMENT |
| 标准包装： | 6,000 |
| 系列： | * |
ISL97649B
VIN
UVLO
THRESHOLD
0
VGH
RESET
VDPM
VFLK
1.215V
TO VGH WHEN VIN
FALLS TO UVLO AND
VGH >3V to low AND
CONTROLLED BY RE VGH>3V
VGHM
VGH
GPM_LO
Power on delay time
POWER-ON DELAY TIME
is controlled by
CONTROLLED BY C DPM
C DPM
Slope IS
SLOPE is controlled goes
by RE
VGHM IS FORCED
is forced to
VGH when RESET
Delay time
by
DELAY TIME is IS controlled
CONTROLLED BY CE
FIGURE 12. GATE PULSE MODULATOR TIMING DIAGRAM
VGH/VGL Charge Pump
To provide VGH and VGL rails for the application, two external
charge pumps driven by AVDD and boost switching node can be
used to generate the desired VGH and VGL, as shown in the
140
120
100
VGL = -6V, SINGLE STAGE CHARGE PUMP
The number of the charge pump stages can be calculated using
the Equations 8 and 9.
VGL_headroom = N ? AVDD – 2 ? N ? Vd – VGL > 0 (EQ. 8)
VGH_headroom = ( N + 1 )? AVDD – 2 ? N ? Vd – VGH > 0
(EQ. 9)
Where N is the number of the charge pump stages and Vd is the
forward voltage drop of one Schottky diode used in the charge
80
60
40
20
FREQ = 600kHz
FREQ = 1.2MHz
pump. Vd is varied with forward current and ambient
temperature, so it should be the maximum value in the diode
0
0
20
40
60
80
100
VGL = N ? ( – AVDD + 2 ? Vd + I VGL ? ( Freq ? C_fly ) )
datasheet according to max forward current and lowest
temperature in the application condition.
Once the number of the charge pump stages is determined, the
maximum current that the charge pump can deliver can be
calculated using Equations 10 and 11 as follows:
(EQ. 10)
VGH = AVDD + N ? ( AVDD – 2 ? Vd – I VGH ? ( Freq ? C_fly ) ) (EQ. 11)
IVGL (mA)
FIGURE 13. FLYING CAPACITANCE vs VGL LOADING
700
VGH = 22V, TWO-STAGE CHARGEPUMP
600
500
Where Freq is the switching frequency of the AVDD boost, C_fly is
the flying capacitance (C8, C10, C11 in the “Application
Diagram”). I VGL and I VGH are the loadings of VGL and VGH. The
relationships between minimum flying capacitance and VGL and
VGH loadings are shown in Figures 13 and 14. The flying
400
300
200
FREQ = 600kHz
FREQ = 1.2MHz
capacitance must be higher than the minimum value shown in
Figure 13 and 14 for certain loadings on VGL and VGH.
100
0
0
20
40
60
80
100
IVGH (mA)
FIGURE 14. FLYING CAPACITANCE vs VGH LOADING
12
FN7927.2
June 27, 2013
相关PDF资料 |
PDF描述 |
|---|---|
| RBM08DTMT | CONN EDGECARD 16POS R/A .156 SLD |
| VE-B3V-EW | CONVERTER MOD DC/DC 5.8V 100W |
| GCA30DCBD | CONN EDGECARD 60POS R/A .125 SLD |
| Q5-3X-3/16-01-SS100M | HEATSHK DL WL Q53X 3/16"X100M BK |
| H3CKH-3018G | IDC CABLE - HKC30H/AE30G/HPK30H |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL97650ARTZ-T | 功能描述:显示驱动器和控制器 ISL97650ARTZ-T 4-CH INTEGRTD LCD SUPY RoHS:否 制造商:Panasonic Electronic Components 工作电源电压:2.7 V to 5.5 V 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Reel |
| ISL97650ARTZ-TK | 功能描述:显示驱动器和控制器 ISL97650ARTZ-TK 4-CH INTEGRTD LCD SUPY 1K RoHS:否 制造商:Panasonic Electronic Components 工作电源电压:2.7 V to 5.5 V 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Reel |
| ISL97650BIRTZ-T | 功能描述:直流/直流开关调节器 4-CH INTEGRTD LCD SUPPLY 36LD TQFN RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
| ISL97650BIRTZ-TK | 功能描述:直流/直流开关调节器 4-CH INTEGRTD LCD SUPPLY 36LD TQFN RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
| ISL97651ARTZ | 制造商:Intersil Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。