- 您现在的位置：买卖IC网 > PDF目录16320 > ISL98002CRZ-EVALZ (Intersil)EVAL BOARD FOR ISL98002CRZ PDF资料下载
参数资料
| 型号： | ISL98002CRZ-EVALZ |
| 厂商： | Intersil |
| 文件页数： | 10/28页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR ISL98002CRZ |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
18
FN6535.1
December 7, 2009
Input Coupling
Inputs can be either AC-coupled (default) or DC-coupled
(see register 0x05[1]). AC coupling is usually preferred since
it allows video signals with substantial DC offsets to be
accurately digitized. The ISL98002 provides a complete
internal DC-restore function, including the DC restore clamp
(see Figure 5) and programmable clamp timing (registers
0x14, 0x15, 0x16, and 0x23).
When AC-coupled, the DC restore clamp is applied at every
line, a programmable number of pixels after the trailing edge
of HSYNC. If register 0x05[5] = 0 (the default), the clamp will
not be applied while the DPLL is coasting, preventing any
clamp voltage errors from composite sync edges,
equalization pulses, or Macrovision signals.
After the trailing edge of HSYNC, the DC restore clamp is
turned on after the number of pixels specified in the DC
Restore and ABLC Starting Pixel registers (0x14 and
0x15) has been reached. The clamp is applied for the
number of pixels specified by the DC Restore Clamp Width
Register (0x16). The clamp can be applied to the back porch
of the video, or to the front porch (by increasing the DC
Restore and ABLC Starting Pixel registers so all the active
video pixels are skipped).
If DC-coupled operation is desired, the input to the ADC will
be the difference between the input signal (RIN, for example)
and that channel’s ground reference (RGBGND in that
example).
TABLE 3. YUV MAPPING (4:2:2)
INPUT
SIGNAL
ISL98002
INPUT
CHANNEL
ISL98002
OUTPUT
ASSIGNMENT
OUTPUT
SIGNAL
Y
Green
Y0Y1Y2Y3
Pb
Blue
driven low
Pr
Red
U0V1U2V3
FIGURE 5. VIDEO FLOW (INCLUDING ABLC)
R(GB)IN
CLAMP
GENERATION
R(GB)GND
VIN+
VIN-
DC
RESTORE
CLAMP
DAC
VCLAMP
8-BIT ADC
FIXED
OFFSET
ABLC
OFFSET
CONTROL
REGISTERS
ABLC
FIXED
OFFSET
0X00
TO ABLC
BLOCK
TO OUTPUT
FORMATTER
10
8
AUTOMATIC BLACK LEVEL
COMPENSATION (ABLC) LOOP
DC RESTORATION
INPUT
BANDWIDTH
PGA
BANDWIDTH
CONTROL
8
OFFSET
DAC
ISL98002
相关PDF资料 |
PDF描述 |
|---|---|
| EET-ED2E471DA | CAP ALUM 470UF 250V 20% SNAP |
| M3DDK-2606R | IDC CABLE - MKR26K/MC26M/MKR26K |
| 3-1906014-3 | CA 2.0MM OFNR 50/125,LC SEC YEL |
| ISL59837IAZ-EVALZ | EVAL BOARD FOR ISL59837IAZ |
| ECO-S2WB151BA | CAP ALUM 150UF 450V 20% SNAP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL98003CNZ-110 | 功能描述:IC AFE 3CH 8BIT 110MHZ 80EPTQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| ISL98003CNZ-150 | 功能描述:IC AFE 3CH 8BIT 150MHZ 80EPTQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| ISL98003CNZ-165 | 功能描述:IC AFE 3CH 8BIT 165MHZ 80EPTQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| ISL98003CNZ-165S2733 | 制造商:Intersil Corporation 功能描述:TANGTOP ISL98003CNZ-T165 W/BUSINESS TRACKING REQUIREMENTS - Trays |
| ISL98003CNZ-EVALZ | 功能描述:EVAL BOARD FOR ISL98003CNZ RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:* 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
发布紧急采购，3分钟左右您将得到回复。