参数资料
| 型号： | ISL98003CNZ-165 |
| 厂商： | Intersil |
| 文件页数： | 16/31页 |
| 文件大小： | 0K |
| 描述： | IC AFE 3CH 8BIT 165MHZ 80EPTQFP |
| 标准包装： | 119 |
| 位数： | 8 |
| 通道数： | 3 |
| 功率（瓦特）： | 1.1W |
| 电压 - 电源，模拟： | 1.8V，3.3V |
| 电压 - 电源，数字： | 1.65 V ~ 2 V |
| 封装/外壳： | 80-TQFP 裸露焊盘 |
| 供应商设备封装： | 80-TQFP-EP（12x12） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
23
FN6760.0
September 12, 2008
SOG
For component YPbPr signals, the sync signal is embedded
on the Y channel’s video, which is connected to the green
input, hence the name SOG (Sync on Green). The horizontal
sync information is encoded onto the video input by adding
the sync tip during the blanking interval. The sync tip level is
typically 0.3V below the video black level.
To minimize the loading on the green channel, the SOG input
for each of the green channels should be AC-coupled to the
ISL98003 through a series combination of a 10nF capacitor
and a 500
Ω resistor.
SOG Slicer (Figure 2)
The SOG input has programmable threshold, 40mV of
hysteresis, and an optional low pass filter than can be used
to remove high frequency video spikes (generated by
overzealous video peaking in a DVD player, for example)
that can cause false SOG triggers. The SOG threshold sets
the comparator threshold relative to the sync tip (the bottom
of the SOG pulse).
Inside the ISL98003, a 1A pull-down ensures that each sync
tip triggers the clamp circuit causing the tip to be clamped to a
600mV level. A comparator compares the SOG signal with an
internal 4-bit programmable threshold level reference ranging
from 0mV to 300mV above the sync clamp level. The SOG
threshold level, hysteresis, and low-pass filter is programmed
via registers 0x30and 0x31. If the Sync-On-Green function is
not needed, the SOGIN pin(s) may be left unconnected.
SYNC Processing
The ISL98003 can process sync signals from 3 different
sources: discrete HSYNC and VSYNC, composite sync on
the HSYNC input, or composite sync from a Sync-On-Green
(SOG) signal embedded on the Green video input. The
ISL98003 has SYNC activity detect functions to help the
firmware determine which sync source is available.
Macrovision
The ISL98003 automatically detects the presence of
Macrovision-encoded video. When Macrovision is detected,
it generates a mask signal that is ANDed with the incoming
SOG CSYNC signal to remove the Macrovision before the
HSYNC goes to the PLL. No additional programming is
required to support Macrovision.
The mask signal is also applied to the HSYNCOUT signal.
When Sync Mask Disable = 0, any Macrovision present on
the incoming sync will not be visible on HSYNCOUT. If the
application requires the Macrovision pulses to be visible on
HSYNCOUT, set the HSYNCOUT Mask Disable bit (register
0x7A bit 4).
Headswitching from Analog Videotape Signals
Occasionally this AFE may be used to digitize signals
coming from analog videotape sources. The most common
example of this is a Digital VCR (which for best signal quality
would be connected to this AFE with a component YPbPr
connection). If the digital VCR is playing an older analog
VHS tape, the sync signals from the VCR may contain the
worst of the traditional analog tape artifacts: headswitching.
Headswitching is traditionally the enemy of PLLs with large
capture ranges, because a headswitch can cause the
HSYNC period to change by as much as ±90%. To the PLL,
this can look like a frequency change of -50% to +900%,
causing errors in the output frequency (and obviously the
phase) to change. Subsequent HSYNCs have the correct,
original period, but most analog PLLs will take dozens of
lines to settle back to the correct frequency and phase after
a headswitch disturbance. This causes the top of the image
to “tear” during normal playback. In “trick modes” (fast
forward and rewind), the HSYNC signal has multiple
headswitch-like discontinuities, and many PLLs never settle
to the correct value before the next headswitch, rendering
the image completely unintelligible.
R(GB)IN0
CLAMP
GENERATION
R(GB)GND0
R(GB)IN1
R(GB)GND1
VGA0
VGA1
VIN+
VIN-
DC Restore
Clamp DAC
VCLAMP
8 bit ADC
Offset
DAC
Fixed
Offset
ABLC
Offset
Control
Registers
ABLC
Fixed
Offset
0x000
To
ABLC
Block
To Output
Formatter
10
8
10
Automatic Black Level
Compensation (ABLC ) Loop
DC Restoration
Input
Bandwidth
PGA
Bandwidth
Control
10
Vref
FIGURE 1. VIDEO FLOW (INCLUDING ABLC)
ISL98003
相关PDF资料 |
PDF描述 |
|---|---|
| ISLA118P50IRZ | IC ADC 8BIT SPI/SRL 500M 72QFN |
| ISLA212P20IRZ | IC ADC 12BIT SRL/SPI 72QFN |
| ISLA214S50IR1Z | IC ADC |
| ISLA222P13IRZ | IC ADC 12BIT SRL/SPI 72QFN |
| ISLA224S25IR1Z | IC ADC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL98003CNZ-165S2733 | 制造商:Intersil Corporation 功能描述:TANGTOP ISL98003CNZ-T165 W/BUSINESS TRACKING REQUIREMENTS - Trays |
| ISL98003CNZ-EVALZ | 功能描述:EVAL BOARD FOR ISL98003CNZ RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:* 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| ISL98003INZ-110 | 功能描述:IC AFE 3CH 8BIT 110MHZ 80EPTQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| ISL98003INZ-EVALZ | 功能描述:EVALUATION BOARD FOR ISL98003INZ RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| ISL98012IUZ | 功能描述:直流/直流开关转换器 1.8V INPUT PWM STP UPG 10LD RoHS:否 制造商:STMicroelectronics 最大输入电压:4.5 V 开关频率:1.5 MHz 输出电压:4.6 V 输出电流:250 mA 输出端数量:2 最大工作温度:+ 85 C 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。