参数资料
| 型号： | ISL99203IIZ-T |
| 厂商： | Intersil |
| 文件页数： | 6/16页 |
| 文件大小： | 0K |
| 描述： | IC AMP AUDIO 5.5W MONO D 20WLCSP |
| 标准包装： | 1 |
| 类型： | D 类 |
| 输出类型： | 1-通道（单声道），带立体声耳机 |
| 在某负载时最大输出功率 x 通道数量： | 1.5W x 1 @ 8 欧姆 |
| 电源电压： | 2.4 V ~ 5.5 V |
| 特点： | 消除爆音，差分输入，I²C，静音，短路和热保护，关机，音量控制 |
| 安装类型： | 表面贴装 |
| 供应商设备封装： | 20-WLCSP |
| 封装/外壳： | 20-UFBGA，WLCSP |
| 包装： | 标准包装 |
| 其它名称： | ISL99203IIZ-TDKR |
ISL99203
14
FN7547.1
September 15, 2011
Theory of Operation
The ISL99203 supports an I2C bidirectional bus oriented
protocol. The protocol defines any device that sends data
onto the bus as a transmitter and the receiving device as
the receiver. The device controlling the transfer is a
master and the device being controlled is the slave. The
master always initiates data transfers and provides the
clock for both transmit and receive operations.
Therefore, the ISL99203 operates as a slave device in all
applications.
All communication over the I2C interface is conducted by
sending the MSB of each byte of data first.
Protocol Conventions
Data states on the SDA line must change only during SCL
LOW periods. SDA state changes during SCL HIGH are
reserved for indicating START and STOP conditions
(see Figure 28). On power-up of the ISL99203, the SDA
pin is in the input mode.
All I2C interface operations must begin with a START
condition, which is a HIGH to LOW transition of SDA
while SCL is HIGH. The ISL99203 continuously monitors
the SDA and SCL lines for the START condition and does
not respond to any command until this condition is met
(see Figure 29). A START condition is ignored during the
power-up of the device.
All I2C interface operations must be terminated by a
STOP condition, which is a LOW to HIGH transition of
SDA while SCL is HIGH (see Figure 28). A STOP condition
at the end of a read operation, or at the end of a write
operation places the device in its standby mode.
An ACK, Acknowledge, is a software convention used to
indicate a successful data transfer. The transmitting
device, either master or slave, releases the SDA bus
after transmitting eight bits. During the ninth clock cycle,
the receiver pulls the SDA line LOW to acknowledge the
reception of the eight bits of data (see Figure 29).
The ISL99203 responds with an ACK after recognition of
a START condition followed by a valid Identification Byte,
and once again after successful receipt of an Address
Byte. The ISL99203 also responds with an ACK after
receiving a Data Byte of a write operation. The master
must respond with an ACK after receiving a Data Byte of
a read operation.
FIGURE 27. HEADPHONE OUTPUT - SHUTDOWN
Typical Performance Characteristics (Continued)
SDA
HEADPHONE OUTPUT
SDA
SCL
START
DATA
STOP
STABLE
CHANGE
DATA
STABLE
FIGURE 28. VALID DATA CHANGES, START, AND STOP CONDITIONS
ISL99203
相关PDF资料 |
PDF描述 |
|---|---|
| ISPPAC-CLK5320S-01T64I | IC BUFFER FANOUT ISP UNIV 64TQFP |
| KA2901DMTF | IC COMPARATOR QUAD 14-SOP |
| KA319 | IC COMPARATOR DUAL HS 14-DIP |
| KA393D | IC COMPARATOR DUAL DIFF 8-SOP |
| LA42032-E | IC AF POWER AMP 5WX2CH SIP13H |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL9K1560G3 | 功能描述:整流器 15A 600V RoHS:否 制造商:Vishay Semiconductors 产品:Standard Recovery Rectifiers 配置: 反向电压:100 V 正向电压下降: 恢复时间:1.2 us 正向连续电流:2 A 最大浪涌电流:35 A 反向电流 IR:5 uA 安装风格:SMD/SMT 封装 / 箱体:DO-221AC 封装:Reel |
| ISL9K1560G3 | 制造商:Fairchild Semiconductor Corporation 功能描述:Fast Recovery Power Rectifier |
| ISL9K1560G3_Q | 功能描述:整流器 15A 600V RoHS:否 制造商:Vishay Semiconductors 产品:Standard Recovery Rectifiers 配置: 反向电压:100 V 正向电压下降: 恢复时间:1.2 us 正向连续电流:2 A 最大浪涌电流:35 A 反向电流 IR:5 uA 安装风格:SMD/SMT 封装 / 箱体:DO-221AC 封装:Reel |
| ISL9K18120G3 | 功能描述:整流器 18A 1200V Stealth RoHS:否 制造商:Vishay Semiconductors 产品:Standard Recovery Rectifiers 配置: 反向电压:100 V 正向电压下降: 恢复时间:1.2 us 正向连续电流:2 A 最大浪涌电流:35 A 反向电流 IR:5 uA 安装风格:SMD/SMT 封装 / 箱体:DO-221AC 封装:Reel |
| ISL9K18120G3_Q | 功能描述:整流器 18A 1200V Stealth RoHS:否 制造商:Vishay Semiconductors 产品:Standard Recovery Rectifiers 配置: 反向电压:100 V 正向电压下降: 恢复时间:1.2 us 正向连续电流:2 A 最大浪涌电流:35 A 反向电流 IR:5 uA 安装风格:SMD/SMT 封装 / 箱体:DO-221AC 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。