参数资料
型号: ISPLSI 1032-60LT
厂商: Lattice Semiconductor Corporation
文件页数: 4/17页
文件大小: 0K
描述: IC PLD ISP 64I/O 20NS 100TQFP
标准包装: 90
系列: ispLSI® 1000
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 20.0ns
电压电源 - 内部: 4.75 V ~ 5.25 V
逻辑元件/逻辑块数目: 32
门数: 6000
输入/输出数: 64
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 100-LQFP
供应商设备封装: 100-TQFP(14x14)
包装: 托盘
其它名称: ISPLSI1032-60LT
Specifications ispLSI 1032
11
Pin Description
Input —Dedicated in-system programming enable input pin. This pin
is brought low to enable the programming mode. The MODE, SDI,
SDO and SCLK options become active.
Input —This pin performs two functions. It is a dedicated input pin when
ispEN is logic high. When ispEN is logic low, it functions as an input
pin to load programming data into the device. SDI/IN 0 also is used as
one of the two control pins for the isp state machine.
Input —This pin performs two functions. It is a dedicated input pin when
ispEN is logic high. When ispEN is logic low, it functions as a pin to
control the operation of the isp state machine.
Input/Output —This pin performs two functions. It is a dedicated input
pin when ispEN is logic high. When ispEN is logic low, it functions as
an output pin to read serial shift register data.
Input —This pin performs two functions. It is a dedicated input when
ispEN is logic high. When ispEN is logic low, it functions as a clock pin
for the Serial Shift Register.
No Connect
Description
TQFP Pin Numbers
Name
Input/Output Pins - These are the general purpose I/O pins used by the
logic array.
I/O 0 - I/O 3
17,
18,
19,
20,
I/O 4 - I/O 7
21,
22,
23,
28,
I/O 8 - I/O 11
29,
30,
31,
32,
I/O 12 - I/O 15
33,
34,
35,
36,
I/O 16 - I/O 19
40,
41,
42,
43,
I/O 20 - I/O 23
44,
45,
46,
47,
I/O 24 - I/O 27
48,
53,
54,
55,
I/O 28 - I/O 31
56,
57,
58,
59,
I/O 32 - I/O 35
67,
68,
69,
70,
I/O 36 - I/O 39
71,
72,
73,
78,
I/O 40 - I/O 43
79,
80,
81,
82,
I/O 44 - I/O 47
83,
84,
85,
86,
I/O 48 - I/O 51
90,
91,
92,
93,
I/O 52 - I/O 55
94,
95,
96,
97,
I/O 56 - I/O 59
98,
3,
4,
5,
I/O 60 - I/O 63
6,
7,
8,
9
IN 4 - IN 7
66,
87,
89,
10
Dedicated input pins to the device.
ispEN
14
SDI/IN 01
16
MODE/IN 11
37
SDO/IN 21
39
SCLK/IN 3 1
60
NC2
1,
2,
24,
25,
26,
27,
49,
50,
51,
52,
74,
75
76,
77,
99,
100
Active Low (0) Reset pin which resets all of the GLB and I/O registers
in the device.
Dedicated Clock input. This clock input is connected to one of the
clock inputs of all of the GLBs on the device.
Dedicated Clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any GLB on the
device.
Dedicated Clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any GLB and/or
any I/O cell on the device.
Dedicated Clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any I/O cell on the
device.
RESET
15
Y0
11
Y1
65
Y2
62
Y3
61
GND
13,
38,
63,
88
VCC
12,
64
Ground (GND)
V
CC
1. Pins have dual function capability
2. NC pins are not to be connected to any active signals, Vcc or GND.
ALL
DEVICES
DISCONTINUED
相关PDF资料
PDF描述
GCC07DREF-S13 CONN EDGECARD 14POS .100 EXTEND
LLM215C70G225ME11L CAP CER 2.2UF 4V 20% X7S 0805
LC4256V-75TN100E IC CPLD 256MACROCELLS 100TQFP
GRM32DR73A223KW01L CAP CER 0.022UF 1KV 10% X7R 1210
M4A3-256/192-12FANI IC CPLD ISP 4A 256MC 256FPBGA
相关代理商/技术参数
参数描述
ispLSI1032-60LT 功能描述:CPLD - 复杂可编程逻辑器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
ISPLSI1032-60LT/833 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI103260LTI 制造商:Lattice Semiconductor Corporation 功能描述:
ispLSI1032-60LTI 功能描述:CPLD - 复杂可编程逻辑器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
ISPLSI1032-80 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD