- 您现在的位置：买卖IC网 > PDF目录19712 > ISPLSI 2128A-80LTN176I (Lattice Semiconductor Corporation)IC PLD ISP 128I/O 15NS 176TQFP PDF资料下载
参数资料
| 型号： | ISPLSI 2128A-80LTN176I |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 1/13页 |
| 文件大小： | 0K |
| 描述： | IC PLD ISP 128I/O 15NS 176TQFP |
| 标准包装： | 40 |
| 系列： | ispLSI® 2000A |
| 可编程类型： | 系统内可编程 |
| 最大延迟时间 tpd(1)： | 15.0ns |
| 电压电源 - 内部： | 4.5 V ~ 5.5 V |
| 逻辑元件/逻辑块数目： | 32 |
| 宏单元数： | 128 |
| 门数： | 6000 |
| 输入/输出数： | 128 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 176-LQFP |
| 供应商设备封装： | 176-TQFP（24x24） |
| 包装： | 托盘 |
| 其它名称： | ISPLSI2128A-80LTN176I |
ispLSI
2128/A
In-System Programmable High Density PLD
2128_10
1
USE
ispLSI
2128E
FOR
NEW
DESIGNS
Lead-
Free
Package
Options
Available!
Features
ENHANCEMENTS
— ispLSI 2128A is Fully Form and Function Compatible
to the ispLSI 2128, with Identical Timing
Specifcations and Packaging
— ispLSI 2128A is Built on an Advanced 0.35 Micron
E2CMOS Technology
HIGH DENSITY PROGRAMMABLE LOGIC
— 6000 PLD Gates
— 128 I/O Pins, Eight Dedicated Inputs
— 128 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
HIGH PERFORMANCE E2CMOS TECHNOLOGY
—
fmax = 100 MHz Maximum Operating Frequency
—
tpd = 10 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
IN-SYSTEM PROGRAMMABLE
— In-System Programmable (ISP) 5V Only
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
OFFERS THE EASE OF USE AND FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
Logic and Structured Designs
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to
Minimize Switching Noise
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
— Lead-Free Package Options
Functional Block Diagram
Global Routing Pool (GRP)
Output Routing Pool (ORP)
Output
Routing
Pool
(ORP)
Output
Routing
Pool
(ORP)
Output Routing Pool (ORP)
CLK
0
Output
Routing
Pool
(ORP)
Output
Routing
Pool
(ORP)
CLK
1
CLK
2
Logic
Array
GLB
DQ
0139(9A)/2128
C7
C6
C5
C4
C3
C2
C1
C0
D3
D2
D1
D0
D7
D6
D5
D4
B4
B5
B6
B7
B0
B1
B2
B3
A0
A1
A2
A3
A4
A5
A6
A7
Description
The ispLSI 2128 and 2128A are High Density Program-
mable Logic Devices. The devices contains128 Registers,
128 Universal I/O pins, eight Dedicated Input pins, three
Dedicated Clock Input pins, two dedicated Global OE
input pins and a Global Routing Pool (GRP). The GRP
provides complete interconnectivity between all of these
elements. The ispLSI 2128 and 2128A feature 5V in-
system programmability and in-system diagnostic
capabilities. The ispLSI 2128 and 2128A offer non-
volatile reprogrammability of the logic, as well as the
interconnect to provide truly reconfigurable systems.
The basic unit of logic on these devices is the Generic
Logic Block (GLB). The GLBs are labeled A0, A1 .. D7
(Figure 1). There are a total of 32 GLBs in the ispLSI 2128
and 2128A devices. Each GLB is made up of four
macrocells. Each GLB has 18 inputs, a programmable
AND/OR/Exclusive OR array, and four outputs which can
be configured to be either combinatorial or registered.
Inputs to the GLB come from the GRP and dedicated
inputs. All of the GLB outputs are brought back into the
GRP so that they can be connected to the inputs of any
GLB on the device.
Copyright 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
August 2006
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相关PDF资料 |
PDF描述 |
|---|---|
| EEM06DRTH | CONN EDGECARD 12POS DIP .156 SLD |
| VE-B4P-CY-F4 | CONVERTER MOD DC/DC 13.8V 50W |
| 182-037-213R171 | CONN DB37 FEMAL .318" R/A NICKEL |
| ISL6111CR | IC CTRLR HOT PLUG SWITCH 20-QFN |
| LC5512MC-75FN484C | IC XPLD 512MC 7.5NS 484FPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ispLSI2128A-80LTN176I | 功能描述:CPLD - 复杂可编程逻辑器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| ISPLSI2128E-100LT176 | 功能描述:CPLD - 复杂可编程逻辑器件 RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| ISPLSI2128E-135LT176 | 功能描述:CPLD - 复杂可编程逻辑器件 RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| ISPLSI2128E-165LT176 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Electrically-Erasable Complex PLD |
| ISPLSI2128E-180LT176 | 功能描述:CPLD - 复杂可编程逻辑器件 RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
发布紧急采购，3分钟左右您将得到回复。