参数资料
型号: ISPPAC-CLK5304S-01T48C
厂商: Lattice Semiconductor Corporation
文件页数: 1/56页
文件大小: 0K
描述: IC BUFFER FANOUT ISP UNIV 48TQFP
标准包装: 250
系列: ispClock™
类型: 时钟发生器,扇出配送,零延迟缓冲器
PLL: 带旁路
输入: HSTL,LVCMOS,LVDS,LVPECL,LVTTL,SSTL
输出: eHSTL,HSTL,LVCMOS,LVTTL,SSTL
电路数: 1
比率 - 输入:输出: 2:4
差分 - 输入:输出: 是/无
频率 - 最大: 267MHz
除法器/乘法器: 是/无
电源电压: 3 V ~ 3.6 V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-TQFP(7x7)
包装: 托盘
www.latticesemi.com
1
DS1010_01.4
October 2007
Preliminary Data Sheet DS1010
2007 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specications and information herein are subject to change without notice.
ispClock 5300S Family
In-System Programmable, Zero-Delay
Universal Fan-Out Buffer, Single-Ended
Features
■ Four Operating Congurations
Zero delay buffer
Zero delay and non-zero delay buffer
Dual non-zero delay buffer
Non-zero delay buffer with output divider
■ 8MHz to 267MHz Input/Output Operation
■ Low Output to Output Skew (<100ps)
■ Low Jitter Peak-to-Peak (< 70 ps)
■ Up to 20 Programmable Fan-out Buffers
Programmable single-ended output standards
and individual enable controls
- LVTTL, LVCMOS, HSTL, eHSTL, SSTL
Programmable output impedance
- 40 to 70Ω in 5Ω increments
Programmable slew rate
Up to 10 banks with individual VCCO and GND
- 1.5V, 1.8V, 2.5V, 3.3V
■ Fully Integrated High-Performance PLL
Programmable lock detect
Three “Power of 2” output dividers (5-bit)
Programmable on-chip loop lter
Compatible with spread spectrum clocks
Internal/external feedback
■ Precision Programmable Phase Adjustment
(Skew) Per Output
8 settings; minimum step size 156ps
- Locked to VCO frequency
Up to +/- 5ns skew range
Coarse and ne adjustment modes
■ Up to Three Clock Frequency Domains
■ Flexible Clock Reference and External
Feedback Inputs
Programmable single-ended or differential input
reference standards
- LVTTL, LVCMOS, SSTL, HSTL, LVDS,
LVPECL, Differential HSTL, Differential
SSTL
Clock A/B selection multiplexer
Programmable Feedback Standards
- LVTTL, LVCMOS, SSTL, HSTL
Programmable termination
■ All Inputs and Outputs are Hot Socket
Compliant
■ Full JTAG Boundary Scan Test In-System
Programming Support
■ Exceptional Power Supply Noise Immunity
■ Commercial (0 to 70°C) and Industrial
(-40 to 85°C) Temperature Ranges
■ 48-pin and 64-pin TQFP Packages
■ Applications
Circuit board common clock distribution
PLL-based frequency generation
High fan-out clock buffer
Zero-delay clock buffer
ispClock5300S Family Functional Diagram
VCO
LOOP
FILTER
PHASE
FREQ.
DETECT
REFA /
+
REFP
REFSEL
1
0
S
A
P
Y
B
_
L
P
K
C
O
L
SKEW
CONTROL
OUTPUT 1
OUTPUT N
OUTPUT
DRIVERS
OUTPUT
DIVIDERS
V1
V2
V0
5-bit
5-Bit
5-bit
0
1
FBK
REFB /
REFN
OUTPUT
ROUTING
MATRIX
相关PDF资料
PDF描述
VI-24D-IV CONVERTER MOD DC/DC 85V 150W
VI-24B-IV CONVERTER MOD DC/DC 95V 150W
ISPPAC-CLK5304S-01TN48C IC CLOCK PROGRAM BUFFER 48TQFP
VE-25L-MW-S CONVERTER MOD DC/DC 28V 100W
SY100S839VZG TR IC CLOCK GEN 3.3/5V 20-SOIC
相关代理商/技术参数
参数描述
ISPPACCLK5304S-01T48C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ispPAC-CLK5304S-01T48I 功能描述:时钟驱动器及分配 ISP 0 Delay Unv Fan- Out Buf-Sngl End I RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel
ISPPACCLK5304S-01T48I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5304S-01T64C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5304S-01T64I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended