!
JA32050
Preliminary
TEL
Κ
886-3-5770755 FAX
Κ
886-3-5770756 E-mail
Κ
sales@jaztek.com.tw Web-site
Κ
www.jaztek.com.tw
19-10
Ver.0.0
R/F Function Descriptions
PB0, PB1 of port B can be configured (mask option) to perform either R/F function or normal I/O function. In
R/F application, user put reference resistor (R1) to PB0, sensor to PB1 (interchangeable). One capacitor also
used to from the RC oscillation loop. Please see the following figure for reference:
5
VHQVRU
3%
3%
To active R1, MCU output high signal to PB0 and output low signal to PB1at the same time. Signal can be
generated on the SC pin. Inside the JA32050, the signal on SC pin can be routed to the clock source of timer
by programming. The R/F circuit will be activated only when timer in event count mode (“10” for TM1, TM0).
LCD Function Descriptions
LCD Clock
The clock source for LCD can be internal RC (32kHz), external 32k crystal or system clock; decided by
Bit 5, Bit 4 of CON0. The Bit 3 of CON0 controls the LCD on/off, “1” for LCD on, “0” for LCD off.
CON0 (R/W): 21h
B7
—
B6
—
B5
B4
B3
LCD
B2
—
B1
—
B0
—
OSC1
OSC0
OSC1, OSC2: 00 internal RC 32k
01 internal RC 32k
10 external 32k
11 system clock
Note: The STOP mode and the HALT mode will affect the LCD display. In STOP mode,
the LCD
cannot show any message because all clock are disabled. In HALT mode, message
can be seen on the LCD if the clock source is internal RC or external RC.
LCD Common & Segment
If user chooses R bias for the LCD, the segment will be SEG 0 to SEG 19. If user chooses C bias for
the LCD, the segment will be SEG 0 to SEG 15.
The user can configure LCD controller to 3 COM or 4 COM; decided by Bit 6, Bit 5, and Bit 4 of LCD0.
The Bit 7 of LCD0 controls frame frequency of LCD, “1” for 170 Hz on, “0” for 85 Hz. Please see the
table below:
LCD0 (R/W): 23h
B7
Frame
Frame: 0 - 85 Hz
1 - 170 Hz
C2, C1, C0: (1, 0, 0): 3 COM, (0, 1, 1): 4 COM
B6
C2
B5
C1
B4
C0
B3
—
B2
—
B1
—
B0
—
LCD Bias
The user can configure LCD controller to 1/2 bias or 1/3 bias; decided by Bit 2, Bit 1, and Bit 0 of LCD1.