参数资料
型号: KAD2710L-10Q68
厂商: Intersil
文件页数: 4/16页
文件大小: 0K
描述: IC ADC 10BIT 105MSPS SGL 68-QFN
产品培训模块: High-Speed Analog-to-Digital Converters
Solutions for Industrial Control Applications
标准包装: 1
系列: FemtoCharge™
位数: 10
采样率(每秒): 105M
数据接口: 并联
转换器数目: 1
功率耗散(最大): 202mW
电压电源: 单电源
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 68-VFQFN 裸露焊盘
供应商设备封装: 68-QFN(10x10)
包装: 托盘
输入数目和类型: 1 个差分,单极
12
FN6818.0
December 5, 2008
Functional Description
The KAD2710 is a ten bit, 275MSPS A/D converter in a
pipelined architecture. The input voltage is captured by a
sample and hold circuit and converted to a unit of charge.
Proprietary charge-domain techniques are used to compare
the input to a series of reference charges. These
comparisons determine the digital code for each input value.
The converter pipeline requires 24 sample clocks to produce
a result. Digital error correction is also applied, resulting in a
total latency of 28 clock cycles. This is evident to the user as
a latency between the start of a conversion and the data
being available on the digital outputs.
At power-up, a self-calibration is performed to minimize gain
and offset errors. The reset pin (RST) is held low internally at
power-up and will remain in that state until the calibration is
complete. The clock frequency should remain fixed during
this time.
Calibration accuracy is maintained for the sample rate at
which it is performed, and therefore should be repeated if the
clock frequency is changed by more than 10%. Recalibration
can be initiated via the RST pin, or power cycling, at any
time.
Reset
Recalibration of the ADC can be initiated at any time by
driving the RST pin low for a minimum of one clock cycle. An
open-drain driver is recommended.
The calibration sequence is initiated on the rising edge of
RST, as shown in Figure 21. The over-range output (ORP) is
set high once RST is pulled low, and remains in that state
until calibration is complete. The ORP output returns to
normal operation at that time, so it is important that the
analog input be within the converter’s full-scale range in
order to observe the transition. If the input is in an over-
range state the ORP pin will stay high and it will not be
possible to detect the end of the calibration cycle.
While RST is low, the output clock (CLKOUTP/CLKOUTN)
stops toggling and is set low. Normal operation of the output
clock resumes at the next input clock edge (CLKP/CLKN)
after RST is deasserted. At 275MSPS the nominal
calibration time is ~240ms.
Voltage Reference
The VREF pin is the reference voltage which sets the
full-scale input voltage for the chip. This pin requires a
bypass capacitor of 0.1F at a minimum. The internally
generated bandgap reference voltage is provided by an on-
chip voltage buffer. This buffer can sink or source up to 50A
externally.
An external voltage may be applied to this pin to provide a
more accurate reference than the internally generated
bandgap voltage, or to match the full-scale reference for
multiple KAD2710L chips.One option in the latter
configuration is to use one KAD2710L's internally generated
reference as the external reference voltage for the other
chips in the system. Additionally, an externally provided
reference can be changed from the nominal value to adjust
the full-scale input voltage within a limited range.
To select whether the full-scale reference is internally
generated or externally provided, the digital input VREFSEL
is set low for internal, or high for external.This pin has
internal pull-up.use the internally generated reference
VREFSEL can be tied directly to AVSS, and to use an
external reference VREFSEL can be left unconnected.
Analog Input
The ADC core contains a fully differential input (INP/INN) to
the sample and hold circuit. The ideal full-scale input voltage
is 1.50V, centered at the VCM voltage of 0.86V as shown in
Figure 22.
Best performance is obtained when the analog inputs are
driven differentially. The common-mode output voltage,
VCM, should be used to properly bias the inputs as shown in
Figures 23 and 24. An RF transformer will give the best
noise and distortion performance for wideband and/or high
intermediate frequency (IF) inputs. Two different transformer
input schemes are shown in Figures 23 and 24.
FIGURE 21. CALIBRATION TIMING
CLKP
CLKN
CLKOUTP
RST
ORP
Calibration Begins
Calibration Complete
Calibration Time
FIGURE 22. ANALOG INPUT RANGE
1.0
1.8
0.6
0.2
1.4
INP
INN
VCM
0.86V
0.75V
-0.75V
V
t
KAD2710L
相关PDF资料
PDF描述
MS27474E20B41PA CONN RCPT 41POS JAM NUT W/PINS
VI-2NN-IU-F3 CONVERTER MOD DC/DC 18.5V 200W
IDT72255LA20PF IC FIFO 8KX18 LP 20NS 64QFP
MS27484T22A55P CONN PLUG 55POS STRAIGHT W/PINS
VI-2NM-IU-F3 CONVERTER MOD DC/DC 10V 200W
相关代理商/技术参数
参数描述
KAD2710L-17Q68 功能描述:IC ADC 10BIT 170MSPS SGL 68-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:FemtoCharge™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 位数:10 采样率(每秒):357k 数据接口:DSP,MICROWIRE?,QSPI?,串行,SPI? 转换器数目:1 功率耗散(最大):830µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP(3x3) 包装:剪切带 (CT) 输入数目和类型:2 个单端,单极;2 个单端,双极;1 个差分,单极;1 个差分,双极 产品目录页面:1396 (CN2011-ZH PDF) 其它名称:MAX1395ETB+TCT
KAD2710L-21Q68 功能描述:IC ADC 10BIT 210MSPS SGL 68-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:FemtoCharge™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率(每秒):1.8M 数据接口:并联 转换器数目:1 功率耗散(最大):1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP(7x7) 包装:管件 输入数目和类型:2 个单端,单极
KAD2710L-27Q68 功能描述:IC ADC 10BIT 275MSPS SGL 68-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:FemtoCharge™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 位数:10 采样率(每秒):357k 数据接口:DSP,MICROWIRE?,QSPI?,串行,SPI? 转换器数目:1 功率耗散(最大):830µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP(3x3) 包装:剪切带 (CT) 输入数目和类型:2 个单端,单极;2 个单端,双极;1 个差分,单极;1 个差分,双极 产品目录页面:1396 (CN2011-ZH PDF) 其它名称:MAX1395ETB+TCT
KA-D2E 制造商:Leach International Corporation 功能描述:MID RANGE - Bulk
KA-D2F 制造商:Leach International Corporation 功能描述:EM RLY 4PDT 10A 115VAC SCKT - Bulk