- 您现在的位置：买卖IC网 > PDF目录299282 > KM44S32030BT-FL0 32M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54 PDF资料下载
参数资料
| 型号： | KM44S32030BT-FL0 |
| 元件分类： | DRAM |
| 英文描述： | 32M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| 封装： | 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 |
| 文件页数： | 6/11页 |
| 文件大小： | 135K |
| 代理商： | KM44S32030BT-FL0 |
KM44S32030B
CMOS SDRAM
Rev. 0.1 Jun. 1999
VDD
N.C
VDDQ
N.C
DQ0
VSSQ
N.C
VDDQ
N.C
DQ1
VSSQ
N.C
VDD
N.C
WE
CAS
RAS
CS
BA0
BA1
A10/AP
A0
A1
A2
A3
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
PIN CONFIGURATION (Top view)
VSS
N.C
VSSQ
N.C
DQ3
VDDQ
N.C
VSSQ
N.C
DQ2
VDDQ
N.C
VSS
N.C/RFU
DQM
CLK
CKE
N.C
A11
A9
A8
A7
A6
A5
A4
VSS
54Pin TSOP (II)
(400mil x 875mil)
(0.8 mm Pin pitch)
PIN FUNCTION DESCRIPTION
Pin
Name
Input Function
CLK
System clock
Active on the positive going edge to sample all inputs.
CS
Chip select
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM
CKE
Clock enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
A0 ~ A11
Address
Row/column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA11, Column address : CA0 ~ CA9, CA11
BA0 ~ BA1
Bank select address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
RAS
Row address strobe
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
CAS
Column address strobe
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
WE
Write enable
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
DQM
Data input/output mask
Makes data output Hi-Z, tSHZ after the clock and masks the output.
Blocks data input when DQM active.
DQ0 ~ 3
Data input/output
Data inputs/outputs are multiplexed on the same pins.
VDD/VSS
Power supply/ground
Power and ground for the input buffers and the core logic.
VDDQ/VSSQ
Data output power/ground
Isolated power supply and ground for the output buffers to provide improved noise
immunity.
N.C/RFU
No connection
/reserved for future use
This pin is recommended to be left No Connection on the device.
相关PDF资料 |
PDF描述 |
|---|---|
| KM68V1002CLIT-15 | 128K X 8 STANDARD SRAM, 15 ns, PDSO32 |
| KM68V2000ALT-7L | 256K X 8 STANDARD SRAM, 70 ns, PDSO32 |
| KM718V089T-60 | 1M X 18 CACHE SRAM, 3.5 ns, PQFP100 |
| KMBX-SMT-5SS-30TR | 5 CONTACT(S), FEMALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SURFACE MOUNT, SOCKET |
| KMBX-SMT4-5SS-30TR | 5 CONTACT(S), FEMALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SURFACE MOUNT, SOCKET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KM44S32030BT-G/F10 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| KM44S32030BT-G/F8 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| KM44S32030BT-G/FA | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| KM44S32030BT-G/FH | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| KM44S32030BT-G/FL | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
发布紧急采购，3分钟左右您将得到回复。