参数资料
型号: KMPC8360EVVAHFH
厂商: Freescale Semiconductor
文件页数: 9/95页
文件大小: 0K
描述: IC MPU PWRQUICC II 740-TBGA
标准包装: 2
系列: MPC83xx
处理器类型: 32-位 MPC83xx PowerQUICC II Pro
速度: 500MHz
电压: 1.3V
安装类型: 表面贴装
封装/外壳: 740-LBGA
供应商设备封装: 740-TBGA(37.5x37.5)
包装: 托盘
MPC8358E PowerQUICC II Pro Processor Revision 2.1 PBGA Silicon Hardware Specifications, Rev. 3
Freescale Semiconductor
17
RESET Initialization
Table 11 provides the PLL and DLL lock times.
5.3
QUICC Engine Block Operating Frequency Limitations
This section specify the limits of the AC electrical characteristics for the operation of the QUICC Engine
block’s communication interfaces.
NOTE
The settings listed below are required for correct hardware interface
operation. Each protocol by itself requires a minimal QUICC Engine block
operating frequency setting for meeting the performance target. Because the
performance is a complex function of all the QUICC Engine block settings,
the user should make use of the QUICC Engine block performance utility
tool provided by Freescale to validate their system.
Table 12 lists the maximal QUICC Engine block I/O frequencies and the minimal QUICC Engine block
core frequency for each interface.
Table 11. PLL and DLL Lock Times
Parameter/Condition
Min
Max
Unit
Notes
PLL lock times
100
μs—
DLL lock times
7680
122,880
csb_clk cycles
1, 2
Notes:
1. DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb_clk). A 2:1 ratio
results in the minimum and an 8:1 ratio results in the maximum.
2. The csb_clk is determined by the CLKIN and system PLL ratio. See Section 22, “Clocking,for more information.
Table 12. QUICC Engine Block Operating Frequency Limitations
Interface
Interface Operating
Frequency (MHz)
Max Interface Bit
Rate (Mbps)
Min QUICC Engine
Operating
Frequency1 (MHz)
Notes
Ethernet Management: MDC/MDIO
10 (max)
10
20
MII
25 (typ)
100
50
RMII
50 (typ)
100
50
GMII/RGMII/TBI/RTBI
125 (typ)
1000
250
SPI (master/slave)
10 (max)
10
20
UCC through TDM
50 (max)
70
8
× F2
MCC
25 (max)
16.67
16
× F
2, 4
UTOPIA L2
50 (max)
800
2
× F2
POS-PHY L2
50 (max)
800
2
× F2
HDLC bus
10 (max)
10
20
HDLC/transparent
50 (max)
50
8/3
× F2, 3
相关PDF资料
PDF描述
396-012-526-204 CARD EDGE 12POS DL .125X.25 BLK
KMPC8360EVVALFG IC MPU PWRQUICC II 740-TBGA
396-012-526-202 CARD EDGE 12POS DL .125X.25 BLK
396-012-526-201 CARD EDGE 12POS DL .125X.25 BLK
396-012-522-804 CARD EDGE 12POS DL .125X.25 BLK
相关代理商/技术参数
参数描述
KMPC8360EVVAJDG 功能描述:微处理器 - MPU 8360 TBGA ENCRP NOPB RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
KMPC8360EVVAJDGA 功能描述:微处理器 - MPU 8360 TBGA ENCRP NO-PB RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
KMPC8360EVVALFG 功能描述:微处理器 - MPU 8360 TBGA ENC NOPB RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
KMPC8360EVVALFHA 功能描述:微处理器 - MPU 8360 TBGA ENCRP NO-PB RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
KMPC8360EZUAHFH 功能描述:微处理器 - MPU 8360 TBGA ENCRP RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324