- 您现在的位置：买卖IC网 > PDF目录3959 > KMPC8560PX667LC (Freescale Semiconductor)IC MPU PWRQUICC III 783-FCPBGA PDF资料下载
参数资料
| 型号： | KMPC8560PX667LC |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 11/36页 |
| 文件大小： | 0K |
| 描述： | IC MPU PWRQUICC III 783-FCPBGA |
| 标准包装： | 2 |
| 系列： | MPC85xx |
| 处理器类型： | 32-位 MPC85xx PowerQUICC III |
| 速度： | 667MHz |
| 电压： | 1.2V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 784-BBGA，FCBGA |
| 供应商设备封装： | 783-FCPBGA（29x29） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
MOTOROLA
MPC8560 PowerQUICC III
19
Integrated Communications Processor Product Brief
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Address Map
3.16 Address Map
The MPC8560 supports a flexible physical address map. Conceptually, the address map consists of local
space and external address space. The local address map is 4 Gbytes. The MPC8560 can be made part of a
larger system address space through the mapping of translation windows. This functionality is included in
the address translation and mapping units (ATMUs). Both inbound and outbound translation windows are
provided. The ATMUs allows the MPC8560 to be part of larger address maps such as the PCI 64-bit address
environment and the RapidIO environment.
3.17 OCeaN Switch Fabric
In order to reduce the strain on the core interconnects with the addition of new functional blocks in this
generation of the PowerQUICC family, an on-chip non-blocking crossbar switch fabric called OCeaN
(on-chip network) has been integrated to decrease contention, decrease latency, and increase bandwidth.
This revolutionary non-blocking crossbar fabric allows for full-duplex port connections at 128 Gbps
concurrent throughput and independent per-port transaction queuing and flow control.
Part IV Data Processing Overview
Protocol data units (PDUs) can navigate through the various MPC8560 I/O ports in three ways. With the
first method, data is processed by the MPC8560 CPM (as it is received and transmitted through the
UTOPIAs, MIIs, and TDMs associated with the CPM) and the local bus. In the second method, data is
received by any of the available I/O ports, sent through the on-chip switch fabric, and transmitted on the
target I/O port without the use of the ECM. The third method by which data can be routed from any I/O port
to any other I/O port is through the ECM.
4.1
Processing Between the CPM and Local Bus
In this case, the MPC8560 stores data in buffers that reside in SDRAM on the local bus. These buffers are
each referenced by a buffer descriptor (BD), which may reside in one of two tables—Rx-receive and
Tx-transmit—typically placed in DPRAM. The following is a general overview of how incoming data is
processed by the CPM (refer to Figure 3).
1. Rx data is decoded when it arrives on the I/O port; the PDU is delineated from the incoming data
stream.
2. Data is converted from its serial form into a parallel form and loaded into the Rx FIFO.
3. When the Rx FIFO is filled to a set threshold, the respective communication channel signals the
CPM for service.
4. The CPM accesses the next available RxBD in the RxBD table (pointed to by a register in the
channel’s parameter RAM table). The BD defines the main memory location where the data is to
be placed, as well as the length of this buffer. Data is then moved from the Rx FIFO to a temporary
storage location by the CPM.
5. Data is finally moved from this temporary storage location to main memory through DMA
transactions. The status and control bits of the BD are updated, and the BD is closed.
6. A CPU interrupt is instantiated to notify the core that a new packet has been received.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| KMPC8548EVUATG | IC MPU PWRQUICC III 783-FCCBGA |
| KMPC8548EVUAUJ | IC MPU PWRQUICC III 783-FCCBGA |
| 396-012-522-204 | CARD EDGE 12POS DL .125X.25 BLK |
| KMPC8560VT833LC | IC MPU PWRQUICC III 783-FCPBGA |
| 396-012-522-202 | CARD EDGE 12POS DL .125X.25 BLK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KMPC8560PX833LB | 功能描述:微处理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8560PX833LC | 功能描述:微处理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8560PXAQFB | 功能描述:微处理器 - MPU PQ 3 DRACO-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8560VT667LB | 功能描述:微处理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8560VT667LC | 功能描述:微处理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。