参数资料
| 型号： | KS8001LI |
| 厂商： | Micrel Inc |
| 文件页数： | 5/44页 |
| 文件大小： | 0K |
| 描述： | TXRX 10/100 LINKMD 3.3V 48-LQFP |
| 标准包装： | 250 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | MII，RMII，SMII |
| 电源电压： | 3.14 V ~ 3.47 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 管件 |
| 配用： | KS8001L-EVAL-ND - EVAL KIT EXPERIMENTAL KS8001L |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
KS8001
Micrel
May 2005 – SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE
KS8001
MICREL CONFIDENTIAL. DO NOT DISTRIBUTE.
13
SQE and Jabber Function (10BASE-T only)
In 10BASE-T operation, a short pulse will be put out on the COL pin after each packet is transmitted. This is required as a test of the
10BASE-T transmit/receive path and is called SQE test. The 10BASE-T transmitter will be disabled and COL will go high if TXEN is
High for more than 20 ms (Jabbering). If TXEN then goes low for more than 250 ms, the 10BASE-T transmitter will be re-enabled
and COL will go Low.
Auto-Negotiation
The KS8001 performs auto-negotiation by hardware strapping option (pin 29) or software (Register 0.12). It will automatically
choose its mode of operation by advertising its abilities and comparing them with those received from its link partner whenever auto-
negotiation is enabled. It can also be configured to advertise 100BASE-TX or 10BASE-T in either full- or half-duplex mode. Auto-
negotiation is disabled in FX mode.
During auto-negotiation, the contents of Register 4, coded in Fast Link Pulse (FLP), will be sent to its link partner under the
conditions of power-on, link-loss or re-start. At the same time, the KS8001 will monitor incoming data to determine its mode of
operation. Parallel detection circuit will be enabled as soon as either 10BASE-T NLP (Normal Link Pulse) or 100BASE-TX idle is
detected. The operation mode is configured based on the following priority:
Priority 1: 100BASE-TX, full-duplex
Priority 2: 100BASE-TX, half-duplex
Priority 3: 10BASE-T, full-duplex
Priority 4: 10BASE-T, half-duplex
When the KS8001 receives a burst of FLP from its link partner with 3 identical link code words (ignoring acknowledge bit), it will store
these code words in Register 5 and wait for the next 3 identical code words. Once the KS8001 detects the second code words, it
then configures itself according to the above-mentioned priority. In addition, the KS8001 also checks for 100BASE-TX idle or
10BASE-T NLP symbols. If either is detected, the KS8001 automatically configures to match the detected operating speed.
MII Management Interface
The KS8001 supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input / Output (MDIO)
Interface. This interface allows upper-layer devices to monitor and control the state of the KS8001. The MDIO interface consists of
the following:
A physical connection including a data line (MDIO), a clock line (MDC) and an optional interrupt line (INTRPT)
A specific protocol that runs across the above-mentioned physical connection and it also allows one controller to
communicate with multiple KS8001 devices. Each KS8001 is assigned an MII address between 0 and 31 by the PHYAD
inputs.
An internal addressable set of fourteen 16-bit MDIO registers. Register [0:6] are required and their functions are specified
by the IEEE 802.3 specifications. Additional registers are provided for expanded functionality.
The INTPRT pin functions as a management data interrupt in the MII. An active Low or High in this pin indicates a status change on
the KS8001 based upon 1fh.9 level control. Register bits at 1bh[15:8] are the interrupt enable bits. Register bits at 1bh[7:0] are the
interrupt condition bits. This interrupt is cleared by reading Register 1bh.
MII Data Interface
The data interface consists of separate channels for transmitting data from a 10/100 802.3 compliant Media Access Controller (MAC)
to the KS8001, and for receiving data from the line. Normal data transmission is implemented in 4B Nibble Mode (4-bit wide
nibbles).
Transmit Clock (TXC): The transmit clock is normally generated by the KS8001 from an external 25MHz reference source at the
X1 input. The transmit data and control signals must always be synchronized to the TXC by the MAC. The KS8001 normally
samples these signals on the rising edge of the TXC.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B1Z-IU-B1 | CONVERTER MOD DC/DC 2V 80W |
| NB4N527SMN | IC DRVR/RCVR/BUFF/XLATOR 16-QFN |
| MS27467E17F35PC | CONN PLUG 55POS STRAIGHT W/PINS |
| SL28EB740AZIT | IC CLK CK505 TNLCK/TPCLF 56TSSOP |
| V48B24H250BF | CONVERTER MOD DC/DC 24V 250W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KS8001S | 功能描述:TXRX 10/100 LINKMD 3.3V 48-SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,140 系列:AU 类型:收发器 驱动器/接收器数:1/1 规程:CAN 电源电压:5.3 V ~ 27 V 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SO 包装:管件 其它名称:935267940512AU5790D14AU5790D14-ND |
| KS8001S TR | 功能描述:TXRX 10/100 LINKMD 3.3V 48-SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,140 系列:AU 类型:收发器 驱动器/接收器数:1/1 规程:CAN 电源电压:5.3 V ~ 27 V 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SO 包装:管件 其它名称:935267940512AU5790D14AU5790D14-ND |
| KS8001SI | 功能描述:TXRX 10/100 LINKMD 3.3V 48-SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,140 系列:AU 类型:收发器 驱动器/接收器数:1/1 规程:CAN 电源电压:5.3 V ~ 27 V 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SO 包装:管件 其它名称:935267940512AU5790D14AU5790D14-ND |
| KS800A500-1800V Y40KSEA | 制造商:LIUJING 制造商全称:LIUJING 功能描述:可控硅、晶闸管 |
| KS800A500-1800V Y40KSE | 制造商:LIUJING 制造商全称:LIUJING 功能描述:可控硅、晶闸管 |
发布紧急采购，3分钟左右您将得到回复。