参数资料
型号: KSZ8001L-EVAL
厂商: Micrel Inc
文件页数: 6/46页
文件大小: 0K
描述: BOARD EVALUATION FOR KSZ8001L
标准包装: 1
主要目的: 接口,以太网 PHY
嵌入式:
已用 IC / 零件: KSZ8001L
主要属性: 单芯片 PHY,100BASE-TX/100BASE-FX/10BASE-T
次要属性: MII,RMII,SMII,HP 自动 MDI,MDI-X 自动极性校正,LinkMD
已供物品:
相关产品: KSZ8001SA3-ND - TXRX 10/100 LINKMD 3.3V 48-SSOP
KSZ8001LIA3-ND - TXRX 10/100 LINKMD 3.3V 48-LQFP
KSZ8001LA3TR-ND - TXRX 10/100 LINKMD 3.3V 48-LQFP
KSZ8001LA3-ND - TXRX 10/100 LINKMD 3.3V 48-LQFP
KSZ8001LA2TR-ND - TXRX 10/100 LINKMD 3.3V 48-LQFP
KSZ8001LA2-ND - TXRX 10/100 LINKMD 3.3V 48-LQFP
KSZ8001SL TR-ND - TXRX 10/100 LINKMD 3.3V 48-SSOP
576-2110-ND - TXRX 10/100 LINKMD 3.3V 48-SSOP
KSZ8001SI-ND - TXRX 10/100 LINKMD 3.3V 48-SSOP
KSZ8001S TR-ND - TXRX 10/100 LINKMD 3.3V 48-SSOP
更多...
其它名称: 576-1620
Micrel
KSZ8001
June 2009
Revision 1.04
14
Receive Clock (RXC)
: For 100BASE-TX links, the receive clock is continuously recovered from the line. If the link goes down, and
auto-negotiation is disabled, the receive clock then operates off the master input clock (X1 or TXC). For 10BASE-T links, the receive
clock is recovered from the line while carrier is active, and operates from the master input clock when the line is idle. The KSZ8001
synchronizes the receive data and control signals on the falling edge of RXC in order to stabilize the signals at the rising edge of the
clock with 10ns setup and hold times.
Transmit Enable
: The MAC must assert TXEN at the same time as the first nibble of the preamble, and de-assert TXEN after the
last bit of the packet.
Receive Data Valid
: The KSZ8001 asserts RXDV when it receives a valid packet. Line operating speed and MII mode will
determine timing changes in the following way:
For 100BASE-TX link with the MII in 4B mode, RXDV is asserted from the first nibble of the preamble to the last nibble of
the data packet.
For 10BASE-T links, the entire preamble is truncated. RXDV is asserted with the first nibble of the SFD “ 5D” and remains
asserted until the end of the packet.
Error Signals
: Whenever the KSZ8001 receives an error symbol from the network, it asserts RXER and drives “1110” (4B) on the
RXD pins. When the MAC asserts TXER, the KSZ8001 will drive “H” symbols (a Transmit Error define in the IEEE 802.3 4B/5B
code group) out on the line to force signaling errors.
Carrier Sense (CRS)
: For 100TX links, a start-of-stream delimiter, or /J/K symbol pair causes assertion of Carrier Sense (CRS).
An end-of-stream delimiter, or /T/R symbol pair causes de-assertion of CRS. The PMA layer will also de-assert CRS if IDLE
symbols are received without /T/R, yet in this case RXER will be asserted for one clock cycle when CRS is de-asserted. For 10T
links, CRS assertion is based on reception of valid preamble, and de-assertion on reception of an end-of-frame (EOF) marker.
Collision
: Whenever the line state is half-duplex and the transmitter and receiver are active at the same time, then the KSZ8001
asserts its collision signal, which is asynchronous to any clock.
RMII (Reduced MII) Data Interface
RMII interface specifies a low pin count (Reduced) Media Independent Interface (RMII) intended for use between Ethernet PHYs and
Switch or Repeater ASICs. It is fully compliant with IEEE 802.3u [2].
This interface has the following characteristics:
It is capable of supporting 10Mb/s and 100Mb/s data rates
A single clock reference is sourced from the MAC to PHY (or from an external source)
It provides independent 2 bit wide (di-bit) transmit and receive data paths
It uses TTL signal levels, compatible with common digital CMOS ASIC processes
RMII Signal Definition
Signal Name
Direction
(with respect to
the PHY)
Direction
(with respect to
the MAC)
Use
REF_CLK
Input
Input or Output
Synchronous clock reference for receive, transmit and control
interface
CRS_DV
Output
Input
Carrier Sense/Receive Data Valid
RXD[1:0]
Output
Input
Receive Data
TX_EN
Input
Output
Transit Enable
TXD[1:0]
Input
Output
Transit Data
RX_ER
Output
Input
(Not Required)
Receive Error
Note:
Unused MII signals, TXD[3:2], TXER need to be tied to GND when RMII is used
相关PDF资料
PDF描述
VE-J73-EZ-S CONVERTER MOD DC/DC 24V 25W
M3BBA-3420K IDC CABLE - MSR34A/MC34F/MSR34A
AQ10515NJ-T INDUCTOR 15NH 300MA 5% 0402 SMD
VE-J5N-EZ-S CONVERTER MOD DC/DC 18.5V 25W
UPJ1E331MPD1TD CAP ALUM 330UF 25V 20% RADIAL
相关代理商/技术参数
参数描述
KSZ8001LI 功能描述:以太网 IC 10/100 BASE-TX/FX Physical Layer Transceiver with LinkMD cable diagnostics, Single 3.3V Supply, 48-LQFP, Lead Free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8001LI TR 功能描述:以太网 IC 10/100 BASE-TX/FX Physical Layer Transceiver with LinkMD cable diagnostics, Single 3.3V Supply, 48-LQFP, I-Temp, Lead Free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8001LIA3 功能描述:TXRX 10/100 LINKMD 3.3V 48-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,140 系列:AU 类型:收发器 驱动器/接收器数:1/1 规程:CAN 电源电压:5.3 V ~ 27 V 安装类型:表面贴装 封装/外壳:14-SOIC(0.154",3.90mm 宽) 供应商设备封装:14-SO 包装:管件 其它名称:935267940512AU5790D14AU5790D14-ND
KSZ8001S 功能描述:以太网 IC 10/100 BASE-TX/FX Physical Layer Transceiver with LinkMD cable diagnostics, Single 3.3V Supply, 48-SSOP, Lead Free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8001S TR 功能描述:以太网 IC 10/100 BASE-TX/FX Physical Layer Transceiver with LinkMD cable diagnostics, Single 3.3V Supply, 48-SSOP, Lead Free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray