- 您现在的位置：买卖IC网 > PDF目录30712 > L64020XQC (LSI CORP) SPECIALTY CONSUMER CIRCUIT, PQFP160 PDF资料下载
参数资料
| 型号： | L64020XQC |
| 厂商： | LSI CORP |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP160 |
| 封装： | PLASTIC, QFP-160 |
| 文件页数： | 3/32页 |
| 文件大小： | 370K |
| 代理商： | L64020XQC |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
L64020 Single Chip DVD Decoder
11
The L64020 has six major interfaces; host, channel, memory, video,
audio, and miscellaneous and test.
Host Interface
BUSMODE
Host Controller Select Pin
Input
This pin must be tied to VSS if the host CPU is an Intel
processor or to VDD if it is a Motorola processor. The
Intel processor uses two separate pins, READn and
WRITEn, for read and write transfers. The Motorola
processor uses a single read/write signal, READ.
CSn
Chip Select
Input
This active-LOW signal indicates an attempt by an
external host CPU to access the L64020 either for a read
or a write bus cycle. CSn must be asserted for the entire
read/write cycle and may be held LOW for more than one
bus transaction.
A[8:0]
Address
Input
Nine-bit address input selects one of 512 internal
registers. The address value on these lines is latched on
the falling edge of READn in a read cycle and on the
falling edge of WRITEn in a write cycle in Intel mode.
Motorola mode uses a separate address strobe, ASn.
ASn
Address Strobe
Input
Active-LOW address strobe input. This signal is used in
Motorola mode to latch the address.
D[7:0]
Host Data Bus
Bidirectional
The host uses the D[7:0] bidirectional data bus to
program the L64020 and access status and bitstream
information during operation. During a read bus cycle,
D[7:0] carries valid information from an internal L64020
register. DTACKn/RDYn or WAITn indicate when the data
on the bus is valid. In write cycles, the data is latched by
the L64020 on the rising edge of DSn/WRITEn.
DSn/WRITEn Data Strobe/Write Strobe
Input
DSn - Motorola Mode
DSn indicates when the host strobes the data in or out of
the L64020. Read transactions start when DSn, CSn, and
ASn are all LOW. During a write cycle, the L64020
latches the data on the bus on the rising edge of DSn.
相关PDF资料 |
PDF描述 |
|---|---|
| L64020XBC | SPECIALTY CONSUMER CIRCUIT, PQFP176 |
| L64021HG | SPECIALTY CONSUMER CIRCUIT, PBGA208 |
| L64021MS | SPECIALTY CONSUMER CIRCUIT, PQFP176 |
| L64021PZ | SPECIALTY CONSUMER CIRCUIT, PQFP160 |
| L64118 | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| L6402MH10RI | 制造商:AMD 制造商全称:Advanced Micro Devices 功能描述:128 Megabit (4 M x 32-Bit/8 M x 16-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with Versatile I/O⑩ Control |
| L6402ML11RI | 制造商:AMD 制造商全称:Advanced Micro Devices 功能描述:128 Megabit (4 M x 32-Bit/8 M x 16-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with Versatile I/O⑩ Control |
| L64032AGC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Multiplier/Accumulator |
| L64032AGCC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Multiplier/Accumulator |
| L64032AGM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Multiplier/Accumulator |
发布紧急采购，3分钟左右您将得到回复。