LC4064V-75TN48C (Lattice) PDF资料下载 Datasheet(11/99 页)

您好，
买卖IC网欢迎您。
请登录
免费注册

您现在的位置：买卖IC网 > PDF目录19871 > LC4064V-75TN48C (Lattice Semiconductor Corporation)IC PLD 64MC 32I/O 7.5NS 48TQFP PDF资料下载

参数资料

型号：	LC4064V-75TN48C
厂商：	Lattice Semiconductor Corporation
文件页数：	11/99页
文件大小：	0K
描述：	IC PLD 64MC 32I/O 7.5NS 48TQFP
标准包装：	250
系列：	ispMACH® 4000V
可编程类型：	系统内可编程
最大延迟时间 tpd(1)：	7.5ns
电压电源 - 内部：	3 V ~ 3.6 V
逻辑元件/逻辑块数目：	4
宏单元数：	64
输入/输出数：	32
工作温度：	0°C ~ 90°C
安装类型：	表面贴装
封装/外壳：	48-LQFP
供应商设备封装：	48-TQFP（7x7）
包装：	托盘
其它名称：	220-1038

Lattice Semiconductor

Table 10. ORP Combinations for I/O Blocks with 12 I/Os

ispMACH 4000V/B/C/Z Family Data Sheet

I/O Cell

I/O 0

I/O 1

I/O 2

I/O 3

I/O 4

I/O 5

I/O 6

I/O 7

I/O 8

I/O 9

I/O 10

I/O 11

Available Macrocells

M0, M1, M2, M3, M4, M5, M6, M7

M1, M2, M3, M4, M5, M6, M7, M8

M2, M3, M4, M5, M6, M7, M8, M9

M4, M5, M6, M7, M8, M9, M10, M11

M5, M6, M7, M8, M9, M10, M11, M12

M6, M7, M8, M9, M10, M11, M12, M13

M8, M9, M10, M11, M12, M13, M14, M15

M9, M10, M11, M12, M13, M14, M15, M0

M10, M11, M12, M13, M14, M15, M0, M1

M12, M13, M14, M15, M0, M1, M2, M3

M13, M14, M15, M0, M1, M2, M3, M4

M14, M15, M0, M1, M2, M3, M4, M5

ORP Bypass and Fast Output Multiplexers

The ORP bypass and fast-path output multiplexer is a 4:1 multiplexer and allows the 5-PT fast path to bypass the

ORP and be connected directly to the pin with either the regular output or the inverted output. This multiplexer also

allows the register output to bypass the ORP to achieve faster t CO .

Output Enable Routing Multiplexers

The OE Routing Pool provides the corresponding local output enable (OE) product term to the I/O cell.

I/O Cell

The I/O cell contains the following programmable elements: output buffer, input buffer, OE multiplexer and bus

maintenance circuitry. Figure 8 details the I/O cell.

Figure 8. I/O Cell

GOE 0

GOE 1

GOE 2

GOE 3

From ORP

VCC

V CCO

V CCO

From ORP

*

*

*

To Macrocell

To GRP

*Global fuses

Each output supports a variety of output standards dependent on the V CCO supplied to its I/O bank. Outputs can

also be configured for open drain operation. Each input can be programmed to support a variety of standards, inde-

pendent of the V CCO supplied to its I/O bank. The I/O standards supported are:

11

相关PDF资料	PDF描述
EEM24DRTI	CONN EDGECARD 48POS DIP .156 SLD
CDBMT240-HF	DIODE SCHOTTKY 40V 2A SOD-123H
LTC4252-2IMS#TR	IC CNTRLR HOTSWAP NEGVOLT 10MSOP
RMA36DRSN-S288	CONN EDGECARD 72POS .125 EXTEND
LC4064V-10TN44I	IC PLD 64MC 30I/O 10NS 44TQFP

相关代理商/技术参数	参数描述
LC4064V-75TN48C	制造商:Lattice Semiconductor Corporation 功能描述:MACH4000 ISP CPLD 3.3VOLT, TQFP48 制造商:Lattice Semiconductor Corporation 功能描述:MACH4000 ISP CPLD 3.3VOLT, TQFP48; CPLD Type:-; No. of Macrocells:64; No. of I/O's:32; Supply Voltage Min:3V; Supply Voltage Max:3.6V; Logic Case Style:TQFP; No. of Pins:48; Propagation Delay:7.5ns; Global Clock Setup Time:4.5ns ;RoHS Compliant: Yes
LC4064V-75TN48E	功能描述:CPLD - 复杂可编程逻辑器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LC4064V-75TN48I	功能描述:CPLD - 复杂可编程逻辑器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LC4064X	制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4064ZC-37M132C	功能描述:CPLD - 复杂可编程逻辑器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

我的联系方式

*

*

*