参数资料
型号: LC4384B-5FN256C
厂商: Lattice Semiconductor Corporation
文件页数: 25/99页
文件大小: 0K
描述: IC PLD 384MC 5NS 256FPBGA
标准包装: 90
系列: ispMACH® 4000B
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 5.0ns
电压电源 - 内部: 2.3 V ~ 2.7 V
逻辑元件/逻辑块数目: 24
宏单元数: 384
输入/输出数: 192
工作温度: 0°C ~ 90°C
安装类型: 表面贴装
封装/外壳: 256-BGA
供应商设备封装: 256-FPBGA(17x17)
包装: 托盘
Lattice Semiconductor
ispMACH 4000V/B/C/Z Family Data Sheet
ispMACH 4000Z External Switching Characteristics (Cont.)
Over Recommended Operating Conditions
-45
-5
-75
f MAX
Parameter
t PD
t PD_MC
t S
t ST
t SIR
t SIRZ
t H
t HT
t HIR
t HIRZ
t CO
t R
t RW
t PTOE/DIS
t GPTOE/DIS
t GOE/DIS
t CW
t GW
t WIR
4
f MAX (Ext.)
Description 1, 2, 3
5-PT bypass combinatorial propagation delay
20-PT combinatorial propagation delay
through macrocell
GLB register setup time before clock
GLB register setup time before clock with T-
type register
GLB register setup time before clock, input
register path
GLB register setup time before clock with zero
hold
GLB register hold time after clock
GLB register hold time after clock with T-type
register
GLB register hold time after clock, input regis-
ter path
GLB register hold time after clock, input regis-
ter path with zero hold
GLB register clock-to-output delay
External reset pin to output delay
External reset pulse duration
Input to output local product term output
enable/disable
Input to output global product term output
enable/disable
Global OE input to output enable/disable
Global clock width, high or low
Global gate width low (for low transparent) or
high (for high transparent)
Input register clock width, high or low
Clock frequency with internal feedback
clock frequency with external feedback, [1 /
(t S + t CO )]
Min.
2.9
3.1
1.3
2.6
0.0
0.0
1.3
0.0
2.0
1.8
1.8
1.8
Max.
4.5
5.8
3.8
7.5
8.2
10.0
5.5
200
150
Min.
3.0
3.2
1.3
2.6
0.0
0.0
1.3
0.0
2.0
2.0
2.0
2.0
Max.
5.0
6.0
4.2
7.5
8.5
10.0
6.0
200
139
Min.
4.5
4.7
1.4
2.7
0.0
0.0
1.3
0.0
4.0
2.8
2.8
2.8
Max.
7.5
8.0
4.5
9.0
9.0
10.5
7.0
168
111
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.
2. Measured using standard switching GRP loading of 1 and 1 output switching.
3. Pulse widths and clock widths less than minimum will cause unknown behavior.
4. Standard 16-bit counter using GRP feedback.
25
Timing v.2.2
相关PDF资料
PDF描述
MIC5210-3.0BMM IC REG LDO 3V .15A 8-MSOP
LC4384C-75FTN256I IC CPLD 384MACROCELLS 256FTBGA
EBC08DCSD CONN EDGECARD 16POS DIP .100 SLD
RMC50DREF CONN EDGECARD 100PS .100 EYELET
V110A28E400B CONVERTER MOD DC/DC 28V 400W
相关代理商/技术参数
参数描述
LC4384B-5FN256C1 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4384B-5FN256I 功能描述:CPLD - 复杂可编程逻辑器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LC4384B-5FN256I1 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4384B-5FT256C 功能描述:CPLD - 复杂可编程逻辑器件 ispJTAG 2.5V 5ns 384MC 192 I/O RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LC4384B-5FT256I 功能描述:CPLD - 复杂可编程逻辑器件 ispJTAG 2.5V 5ns 384MC 192 I/O IND RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100