LC4512B-35TN176C (Lattice) PDF资料下载 Datasheet(9/99 页)

您好，
买卖IC网欢迎您。
请登录
免费注册

您现在的位置：买卖IC网 > PDF目录19617 > LC4512B-35TN176C (Lattice Semiconductor Corporation)IC CPLD 512MACROCELLS 176TQFP PDF资料下载

参数资料

型号：	LC4512B-35TN176C
厂商：	Lattice Semiconductor Corporation
文件页数：	9/99页
文件大小：	0K
描述：	IC CPLD 512MACROCELLS 176TQFP
标准包装：	40
系列：	ispMACH® 4000B
可编程类型：	系统内可编程
最大延迟时间 tpd(1)：	3.5ns
电压电源 - 内部：	2.3 V ~ 2.7 V
逻辑元件/逻辑块数目：	32
宏单元数：	512
输入/输出数：	128
工作温度：	0°C ~ 90°C
安装类型：	表面贴装
封装/外壳：	176-LQFP
供应商设备封装：	176-TQFP（24x24）
包装：	托盘

Lattice Semiconductor

ispMACH 4000V/B/C/Z Family Data Sheet

Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block.

This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the

pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This

allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the out-

put routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the

output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists

of the following elements:

? Output Routing Multiplexers

? OE Routing Multiplexers

? Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each

ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

Figure 7. ORP Slice

OE Routing Multiplexer

From PTOE

5-PT Fast Path

From Macrocell

ORP

Bypass

Multiplexer

OE

To I/O

Cell

To I/O

Cell

Output

Output Routing Multiplexer

Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device

dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

Table 6. ORP Combinations for I/O Blocks with 8 I/Os

I/O Cell

I/O 0

I/O 1

I/O 2

I/O 3

I/O 4

I/O 5

I/O 6

I/O 7

Available Macrocells

M0, M1, M2, M3, M4, M5, M6, M7

M2, M3, M4, M5, M6, M7, M8, M9

M4, M5, M6, M7, M8, M9, M10, M11

M6, M7, M8, M9, M10, M11, M12, M13

M8, M9, M10, M11, M12, M13, M14, M15

M10, M11, M12, M13, M14, M15, M0, M1

M12, M13, M14, M15, M0, M1, M2, M3

M14, M15, M0, M1, M2, M3, M4, M5

9

相关PDF资料	PDF描述
RS-4809S	CONV DC/DC 2W 36-72VIN 09VOUT
RPER71H471K2P1A03B	CAP CER 470PF 50V 10% RADIAL
MIC5245-3.3BM5 TR	IC REG LDO 3.3V .15A SOT23-5
DEA1X3D331JA3B	CAP CER 330PF 2KV 5% RADIAL
DEHR33D271KC3B	CAP CER 270PF 2KV 10% RADIAL

相关代理商/技术参数	参数描述
LC4512B-5F256C	功能描述:CPLD - 复杂可编程逻辑器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LC4512B-5F256C1	制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4512B-5F256I	功能描述:CPLD - 复杂可编程逻辑器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LC4512B-5F256I1	制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4512B-5FN256C	功能描述:CPLD - 复杂可编程逻辑器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

我的联系方式

*

*

*