LC51024MV-75F484C (LATTICE) PDF资料下载 Datasheet(9/95 页)

您现在的位置：买卖IC网 > PDF目录177665 > LC51024MV-75F484C (LATTICE SEMICONDUCTOR CORP) PDF资料下载

参数资料

Lattice Semiconductor

ispXPLD 5000MX Family Data Sheet

Output Sharing Array (OSA)

A number of I/O pads are available in each sysIO bank to route the selected number of macrocells from the MFB

outputs directly to the I/O pads in logic mode. In the ispXPLD 5000MX, the large number of inputs and PTs to the

MFB as well as the presence of the PTSA can cover most routing flexibility of signals to I/O cells. The Output Shar-

ing Array gives additional routing capability and I/O access to an MFB when a wide output function takes up the

whole MFB and cannot be easily divided across multiple MFBs. By using the OSA, the wide output function, such

as 32-bit FIFO, can have all of its output signals from the one MFB routed to I/O cells. In a given I/O block, the wide

output functions must share the I/O pads with other logic functions.

The OSA bypass option routes the MFB signal directly to the I/O cell, allowing a direct connection to the I/O cell.

The logic functions use the option to provide faster speed to the outputs. The Logic Signal Connection tables list

the OSA bypass as the primary macrocell and OSA options as alternate macrocells. Similarly, the Alternate Input

listing in the table shows the alternate macrocell input connection for a given I/O pin. Figure 17 shows the alternate

macrocell connections in an I/O cell.

sysIO Banks

The ispXPLD 5000MX devices are divided into four sysIO banks, consisting of multiple I/O cells, where each bank

is capable of supporting 16 different I/O standards. Each sysIO bank has its own I/O voltage (VCCO) and reference

voltage (VREF) resources allowing complete independence from the others.

I/O Cell

The I/O cell of the ispXPLD 5000MX devices contains an output enable (OE) MUX, a programmable tri-state output

buffer, a programmable input buffer, and programmable bus-maintenance circuitry.

The I/O cell receives inputs from its associated macrocells and the device pin. The I/O cell has a feedback line to its

associated macrocells and a direct path to GRP. The output enable (OE) MUX selects the OE signal per I/O cell.

The inputs to the OE MUX are the four global PTOE signals, PTOE and the two GOE signals. The OE MUX also

has the ability to choose either the true or inverse of each of these signals. The output of the OE MUX goes through

a logical AND with the TOE signal to allow easy tri-stating of the outputs for testing purposes. The MFBs are

grouped into segments of four for the purpose of generating Shared PTOE signals. Each Shared PTOE signal is

derived from PT 163 from one of the four MFBs. Table 10 shows the segments. The PTOE signal is derived from

the first product term in each macrocell cluster, which is directly routed to the OE MUX. Therefore, every I/O cell

can have a different OE signal. Figure 17 is a graphical representation of the I/O cell.

相关代理商/技术参数	参数描述
LC51024MV-75F484I	功能描述:CPLD - 复杂可编程逻辑器件 PROGRAM EXPANDED LOG RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LC51024MV-75F672C	功能描述:CPLD - 复杂可编程逻辑器件 PROGRAM EXPANDED LOG RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LC51024MV-75F672I	功能描述:CPLD - 复杂可编程逻辑器件 PROGRAM EXPANDED LOG RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LC51024MV-75FN208C	制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC51024MV-75FN208I	制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family

发布紧急采购，3分钟左右您将得到回复。

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购