- 您现在的位置：买卖IC网 > PDF目录149388 > LC72133V PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 PDF资料下载
参数资料
| 型号： | LC72133V |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 |
| 封装： | SSOP-20 |
| 文件页数： | 11/23页 |
| 文件大小： | 147K |
| 代理商： | LC72133V |
2. Unlock Detection Software
Figure 3
3. Unlocked State Data Output Using Serial Data Output
In the LC72133, once an unlocked state occurs, the unlocked state serial data (UL) will not be reset until a data input
(or output) operation is performed. At the data output x point in Figure 3, although the VCO frequency has
stabilized (locked), since no data output has been performed since the divisor N was changed the unlocked state data
remains in the unlocked state. As a result, even though the frequency has stabilized (locked), the system remains
(from the standpoint of the data) in the unlocked state.
Therefore, the unlocked state data acquired at data output x, which occurs immediately after the divisor N was
changed, should be treated as a dummy data output and ignored. The second data output (data output ) and
following outputs are valid data.
Locked State Determination Flowchart
4. Directly Outputting Unlocked State Data from the DO Pin (Set by the DO pin control data)
Since the locking state (high = locked, low = unlocked) is output directly from the DO pin, the dummy data
processing described in section 3 above is not required. After changing the divisor N, the locking state can be
checked after waiting at least two reference frequency periods.
No. 5427-19/23
LC72133M, 72133V
A11938
CE
*
YES
NO
N
VCO
frequency
ERROR
Unlock (UL) serial
data input
Unlock detection
pin output
Data input
Data output
Old data
New data
Locked
Unlocked
Divisor N modification
(data input)
Dummy data output
Valid data output
Locked?
...............
Wait for at least two reference
frequency periods.
Valid data can be output at intervals
of one reference frequency period or
longer
Note: Locking state determination is more
reliable if it is based on reading valid
output data several times.
相关PDF资料 |
PDF描述 |
|---|---|
| LES015ZG3N | 1-OUTPUT 15 W DC-DC REG PWR SUPPLY MODULE |
| LT3407EMSE-2#PBF | 1.6 A DUAL SWITCHING CONTROLLER, 2700 kHz SWITCHING FREQ-MAX, PDSO10 |
| LT3412AEFE#PBF | 3 A SWITCHING REGULATOR, 4 kHz SWITCHING FREQ-MAX, PDSO16 |
| LX2174IP | 2.8 A SWITCHING REGULATOR, 115 kHz SWITCHING FREQ-MAX, PSFM5 |
| LS1001-7EPD2TB1 | 1-OUTPUT 100 W AC-DC REG PWR SUPPLY MODULE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC72133V-TLM-E | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Tape and Reel |
| LC72134M | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Dual PLL Frequency Synthesizer for FM Tuner Systems |
| LC72135M | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning |
| LC72135MA-AE | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LC72135MA-Q-AE | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Tape and Reel 制造商:ON Semiconductor 功能描述:REEL / PLL FREQUENCY SYNTHESIZER |
发布紧急采购，3分钟左右您将得到回复。