- 您现在的位置：买卖IC网 > PDF目录299402 > LC72720Y (Sanyo Electric Co.,Ltd.) Single-Chip RDS Signal-Processing System IC(单片无线电数据系统信号处理芯片) PDF资料下载
参数资料
| 型号： | LC72720Y |
| 厂商： | Sanyo Electric Co.,Ltd. |
| 英文描述： | Single-Chip RDS Signal-Processing System IC(单片无线电数据系统信号处理芯片) |
| 中文描述： | 单芯片发展策略的信号处理系统集成电路（单片无线电数据系统信号处理芯片） |
| 文件页数： | 13/14页 |
| 文件大小： | 107K |
| 代理商： | LC72720Y |
No. 6488-8/14
LC72720Y, 72720YV
(3) Synchronization and RAM address reset (1 bit): SYR
Initial value: SYR =0
Caution: 1. To apply a synchronization reset, set SYR to 1 temporarily using the CCB, and then set it back to 0 again using the CCB.
The circuit will start synchronization capture operation at the point SYR is set to 0.
2. The SYR pin (pin 24 / 30) also provides an identical reset control operation. Applications can use either method. However, the control
method
that is not used must be set to 0 at all times. Any pulse with a width of over 250 ns will suffice.
3. A reset must be applied immediately after the reception channel is changed. If a reset is not applied, reception data from the previous
channel may remain in memory.
4. Data read out after a synchronization reset is read out starting with the backward protection block data preceding the establishment of
synchronization.
SYR
Synchronization detection circuit
RAM
0
Normal operation (reset cleared)
Normal write (See the description of the OWE bit.)
1
Forced to the unsynchronized state (synchronization reset)
After the reset is cleared, start writing from the data prior to the
establishment of synchronization, i.e. the data in backward protection.
Initial value: OWE = 0
Initial values: EC0 = 0, EC1 = 1, EC2 = 0, EC3 = 0, EC4 = 1
Caution: 1. If soft-decision A or soft-decision B is specified, soft-decision control will be performed even if the number of bits corrected is set to 0 (error
detection only). With these settings, data will be output for blocks with no errors.
2. As opposed to soft-decision B, the soft-decision A setting suppresses soft decision error correction.
(4) RAM write control (1 bit): OWE
(5) Error correction method setting (5 bits): EC0 to EC4
OWE
RAM write conditions
0
Only data for which synchronization had been established is written.
1
Data for which synchronization not has been established (unsynchronized data) is also written. (However, this applies when SYR = 0.)
EEE
Number of
CCC
bits corrected
012
0
0 0 (error detection only)
1
0
1 or fewer bits
0
1
0
2 or fewer bits
1
0
3 or fewer bits
0
1
4 or fewer bits
1
0
1
5 or fewer bits
0
1
Illegal value
1
Illegal value
EE
C C
Soft-decision setting
34
0
Mode 0: Hard decision
1
0
Mode 1: Soft decision A
0
1
Mode 2: Soft decision B
1
Illegal value
(6) Crystal oscillator frequency selection (1 bit): XS
XS = 0: 4.332 MHz
XS = 1: 8.664 MHz
Initial value: XS = 0
(7) Demodulation circuit phase control (2 bits): PL0, PL1
Initial values: PL0 = 0, PL1 = 1
Caution: 1. When PL0 is 0 (normal operation), the IC detects the presence or absence of the ARI signal and reproduces the RDS data by automatically
controlling the demodulation phase with respect to the reproduced carrier. However, the initial phase following a synchronization reset is set
by PL1.
2. If PL0 is set to 1, the demodulation circuit phase is locked according to the PL1 setting at either 90° (PL1 = 0) or 0° (PL1 = 1), allowing RDS
data to be reproduced. When ARI is not present, PL1 should be set to 0, since the RDS data is reproduced by detecting at a phase of 90°
with respect to the reproduced carrier. When ARI is present, PL1 should be set to 1, since detection is at 0°. In cases where the ARI
presence is known in advance, more stable reproduction can be achieved by fixing the demodulation phase in this manner.
PL0
PL1
Demodulation circuit phase control
0
0/1
<Normal operation> when ARI presence or absence is unclear.
1
0
If the circuit determines that the ARI signal is absent: 90° phase
1
If the circuit determines that the ARI signal is present: 0° phase
相关PDF资料 |
PDF描述 |
|---|---|
| LC8.5 | 1500 W, BIDIRECTIONAL, SILICON, TVS DIODE, DO-13 |
| LC863320A | 8-Bit Single-Chip Microcontroller with On-Chip 20K Bytes ROM and 512 Bytes RAM(8位单片微控制器（带片上20K字节ROM和512字节RAM）) |
| LC864520A | 8-Bit Single-Chip Microcontroller with On-Chip 20K Bytes ROM and 256 Bytes RAM(8位单片微控制器（带片上20K字节ROM和256字节RAM）) |
| LC865520A | 8-Bit Single Chip Microcontroller with On-Chip 20K-Byte ROM and 512-Byte RAM(8位单片微控制器（带片上20K字节ROM和512字节RAM）) |
| LC865620A | 8-Bit Single Chip Microcontroller with On-Chip 20K-Byte ROM and 512-Byte RAM(8位单片微控制器（带片上20K字节ROM和512字节RAM）) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC72720YV | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| LC72720YVS | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Single-Chip RDS Signal-Processing System IC |
| LC72720YVS-MPB-E | 功能描述:通信集成电路 - 若干 RoHS:否 制造商:Maxim Integrated 类型:Transport Devices 封装 / 箱体:TECSBGA-256 数据速率:100 Mbps 电源电压-最大:1.89 V, 3.465 V 电源电压-最小:1.71 V, 3.135 V 电源电流:50 mA, 225 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Tube |
| LC72720YVS-TLM-E | 功能描述:音频 DSP RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| LC72720YV-TLM-E | 制造商:ON Semiconductor 功能描述:RDS/RBDS DECODE-IC - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。