- 您现在的位置：买卖IC网 > PDF目录32288 > LC74201E SPECIALTY CONSUMER CIRCUIT, PQFP128 PDF资料下载
参数资料
| 型号： | LC74201E |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
| 封装： | QFP-128 |
| 文件页数： | 16/21页 |
| 文件大小： | 334K |
| 代理商： | LC74201E |
2. Clock pins
3. Microcomputer interface
Note: AD0 to AD7 use N-channel open-drain outputs.
No. 5684-4/21
LC74201E
Pin No.
Symbol
I/O
Logic
Function
18
FSCO
Out
Positive
Subcarrier clock output (frequency = 1/4 pixel clock frequency). Tristate output using DVDD2 (5-V) power
supply.
19
PCKO
Out
Positive
Pixel clock output (NTSC-4fsc, PAL-4fsc, or 13.5 MHz). Tristate output using DVDD1 (3-V) power supply.
61
CLKSEL
In
Positive
Clock selection control input. High: 54.0-MHz clock input from pin 62 (CLKIN); Low: clock from internal
VCO oscillator.
62
CLKIN
In
Positive
54.0-MHz clock input (with built-in bias). When not used, connect to DVDD1 or DVSS1.
55
XPALIN
In
–
Crystal oscillator connections for PAL-4fsc oscillation circuit (4fsc = 17.734475 MHz)
58
XNTIN
In
–
Crystal oscillator connections for NTSC-4fsc oscillation circuit (4fsc = 14.31818 MHz)
56
XPALOUT
Out
–
56
–
59
XNTOUT
Out
–
66
PLLFIL
––
PLL filter connection
CD-DSP clock input (16.9344, 2.8224, or 2.1168 MHz)
Adjustment resistor connection for VCO oscillator circuit.
63
VCOR
––
68
CDCK
In
Positive
Pin No.
Symbol
I/O
Logic
Function
44
STB (CL)
In
Positive
Parallel interface: Strobe signal input for address input and data I/O.
Serial interface: Serial transfer clock signal input.
45
AD0 (DO)
I/O
Positive
Parallel interface: Address/data I/O port P0 (LSB).
Serial interface: ZPSerial data output (LSB-first input).
43
AS/DS (CE)
In
Positive
Parallel interface: Address/data select input (Low = address).
Serial interface: Serial transfer enable signal input (High = enabled).
46
AD1 (DI)
I/O
Positive
Parallel interface: Address/data I/O port P1.
Serial interface: Serial data input (LSB-first output).
41
IRQ
Out
Negative
Interrupt request signal output (N-channel open-drain output).
Parallel interface address/data I/O ports.
The interface mode is determined by the input levels at the AD4 to AD6 pins at the rising edge of the
RESET pin input.
Serial interface: AD6:AD5:AD4 = 1:*:* (* = Don’t care)
Parallel interface: AD6:AD5:AD4 = 0:1:0
AD7: Parallel interface address/data I/O port P7 (MSB).
System reset input (Hysteresis input; built-in pull-up resistor).
38
REST
In
Negative
47
AD2
I/O
Positive
48
AD3
I/O
Positive
49
AD4
I/O
Positive
50
AD5
I/O
Positive
51
AD6
I/O
Positive
52
AD7 (MBS)
I/O
Positive
相关PDF资料 |
PDF描述 |
|---|---|
| LC74775M | ON-SCREEN DISPLAY IC, PDSO30 |
| LC74775 | ON-SCREEN DISPLAY IC, PDIP30 |
| LC74775M | ON-SCREEN DISPLAY IC, PDSO30 |
| LC74775 | ON-SCREEN DISPLAY IC, PDIP30 |
| LC75392M | 2 CHANNEL(S), VOLUME CONTROL CIRCUIT, PDSO30 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC74201JE | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Single Chip MPEG Decoder |
| LC74202E | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| LC7431 | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| LC7431M | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| LC7432 | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
发布紧急采购，3分钟左右您将得到回复。