- 您现在的位置：买卖IC网 > PDF目录30736 > LC78625E SPECIALTY CONSUMER CIRCUIT, PQFP80 PDF资料下载
参数资料
| 型号： | LC78625E |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| 封装： | QFP-80 |
| 文件页数： | 13/35页 |
| 文件大小： | 535K |
| 代理商： | LC78625E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页
No. 5502-20/35
LC78625E
Note:*When the desired track count has been input in binary, the track check operation is started by the fall of RWC.
* During a track check operation the TOFF pin goes high and the tracking loop is turned off. Therefore, feed motor forwarding is required.
* When a track check in/out command is issued the function of the WRQ signal switches from the normal mode subcode Q standby monitor function to
the track check monitor function. This signal goes high when the track check is half completed, and goes low when the check finishes. The control
microprocessor should monitor this signal for a low level to determine when the track check completes.
* If a two-byte reset command is not issued, the track check operation will repeat. That is, to skip over 20,000 tracks, issue a track check 201 command
once, and then count the WRQ signal 100 times. This will check 20,000 tracks.
* After performing a track check operation, use the brake command to have the pickup lock onto the track.
9. Error flag output; Pin 58: EFLG, pin 62: FSX
The FSX signal is generated by dividing the crystal oscillator clock, and is a 7.35 kHz frame synchronization signal.
The error correction state for each frame is output from EFLG. The playback OK/NG state can be easily determined
from the extent of the high level that appears here.
10. Subcode P, Q, and R to W output circuit; Pin 59: PW, pin 57: SBSY, pin 60: SFSY, pin 61: SBCK
PW is the subcode signal output pin, and all the codes, P, Q, and R to W can be read out by sending eight clocks to
the SBCK pin within 136 s after the fall of SFSY. The signal that appears on the PW pin changes on the rising edge
of SBCK. If a clock is not applied to SBCK, the P code will be output from PW. SFSY is a signal that is output for
each subcode frame cycle, and the falling edge of this signal indicates standby for the output of the subcode symbol
(P to W). Subcode data P is output on the fall of this signal.
SBSY is a signal output for each subcode block. This signal goes high for the S0 and S1 synchronization signals. The
fall of this signal indicates the end of the subcode synchronization signals and the start of the data in the subcode
block. (EIAJ format)
相关PDF资料 |
PDF描述 |
|---|---|
| LC78630E | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| LC78631E | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| LC78637E | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| LC78647NT | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| LC78648E | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC78626 | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:DSP for Compact Disk Players |
| LC78626E | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:DSP for Compact Disk Players |
| LC78626KE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CD-Player Processor/Controller |
| LC78628 | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Compact Disc Player DSP with Built-in HDCD Decoder |
| LC78628E | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Compact Disc Player DSP with Built-in HDCD Decoder |
发布紧急采购，3分钟左右您将得到回复。