- 您现在的位置：买卖IC网 > PDF目录30737 > LC89057W-VF4 SPECIALTY CONSUMER CIRCUIT, PQFP48 PDF资料下载
参数资料
| 型号： | LC89057W-VF4 |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封装： | 7 X 7 MM, SQFP-48 |
| 文件页数： | 4/61页 |
| 文件大小： | 570K |
| 代理商： | LC89057W-VF4 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
LC89057W-VF4
No.7202-12/61
9. Description of Demodulation Function
The demodulation function is set with RXOPR. An initial value is set to an operating status.
9.1 Clocks
9.1.1 PLL (LPF)
A VCO (Voltage Controlled Oscillator) that can be stopped with PLLOPR is provided on a chip and it is synchronized
with sampling frequencies from 32kHz to 192kHz and with the data with transfer rate from 4MHz to 25MHz.
The PLL clock frequency is selected with PLLSEL. For systems whose input data sampling frequency is 105kHz or
lower, the initial setting of 512fs is recommended. Since the initial output value of the system clock RMCK is set to
1/2 of PLLSEL, the RMCK output is 256fs when a PLL clock frequency is 512fs.
For receptions systems whose sampling frequency is higher than 105kHz, switch the PLL clock frequency to 256fs. If
the same initial output setting is applied, RMCK is 128fs. Then set with PRSEL[1:0] when necessary.
LPF is a pin for PLL loop filter. Connect the following resistance and capacitances by selecting the PLLSEL system
clock. For PLLSEL switching, LPF loop filter parameter is changed. Thus PLLSEL must be set prior to bi-phase data
input.
Clock
R0
C0
C1
512fs
220
0.1
F
0.022
F
256fs
330
0.068
F
0.001
F
Figure 9.1 Loop Filter Configuration
9.1.2 Demodulation Function without Using PLL (TMCK)
The LC89057W-VF4 has a function that processes input bi-phase data using an external clock (external
synchronization function). In normal demodulation processing, the built-in PLL generates a clock that is synchronized
with data and data processing is carried out by the clock. In the LC89057W-VF4, data processing can be also done
by providing a clock synchronized with data instead of the PLL-generated clock via an independent transmission path.
To use the external synchronization function, set the demodulation function without using PLL with EXSYNC, set the
256fs clock with PLLSEL, and set to 1/1 of PLLSEL setting frequency with PRSEL[1:0]. After that input the 256fs
clock synchronized with the input data to TMCK. By this settings, the same operation as PLL demodulation
processing when the 256fs clock is set is performed. In this case, do not connect anything to LPF. Nor is loop filter
necessary. But configured loop filter does not have adverse effect to the operation.
Complete the above settings of external synchronization function prior to bi-phase data input. Pay attention to the
bandwidth of clock transmission path.
A high-precision clock system using an external PLL can be also configured by applying the external synchronization
function.
LPF
R0
C0
C1
相关PDF资料 |
PDF描述 |
|---|---|
| LC89058W-E | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| LC89058W-E | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| LC8905V | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| LC8910 | TRANSMITTER/RECEIVER IC, PDIP24 |
| LC8913 | TRANSMITTER/RECEIVER IC, PDIP40 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC89057W-VF4AD-E | 制造商:ON Semiconductor 功能描述: |
| LC89057W-VF4A-E | 功能描述:音频发送器、接收器、收发器 RoHS:否 制造商:Cirrus Logic 工作电源电压:3.3 V, 5 V 电源电流:11.8 mA 通道数量:1 最大工作温度:+ 70 C 接口类型:I2C, SPI 安装风格:SMD/SMT 封装 / 箱体:TSSOP-28 封装: |
| LC89057W-VF4A-TBM-E | 制造商:ON Semiconductor 功能描述: 制造商:ON Semiconductor 功能描述:AUDIO I/F RECEIVER |
| LC89058W | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:CMOS IC Digital Audio Interface Receiver |
| LC89058WA-E | 功能描述:音频发送器、接收器、收发器 RoHS:否 制造商:Cirrus Logic 工作电源电压:3.3 V, 5 V 电源电流:11.8 mA 通道数量:1 最大工作温度:+ 70 C 接口类型:I2C, SPI 安装风格:SMD/SMT 封装 / 箱体:TSSOP-28 封装: |
发布紧急采购，3分钟左右您将得到回复。