参数资料
型号: LCMXO640C-5BN256C
厂商: Lattice Semiconductor Corporation
文件页数: 25/88页
文件大小: 0K
描述: IC FPGA 640LUTS 256CABGA
标准包装: 119
系列: MachXO
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 3.5ns
电压电源 - 内部: 1.71 V ~ 3.465 V
宏单元数: 320
输入/输出数: 159
工作温度: 0°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 256-LFBGA,CSPBGA
供应商设备封装: 256-CABGA(14x14)
包装: 托盘
Architecture
MachXO Family Data Sheet
Device Configuration
All MachXO devices contain a test access port that can be used for device configuration and programming.
The non-volatile memory in the MachXO can be configured in two different modes:
? In IEEE 1532 mode via the IEEE 1149.1 port. In this mode, the device is off-line and I/Os are controlled by
BSCAN registers.
? In background mode via the IEEE 1149.1 port. This allows the device to remain operational in user mode
while reprogramming takes place.
The SRAM configuration memory can be configured in three different ways:
? At power-up via the on-chip non-volatile memory.
? After a refresh command is issued via the IEEE 1149.1 port.
? In IEEE 1532 mode via the IEEE 1149.1 port.
Figure 2-22 provides a pictorial representation of the different programming modes available in the MachXO
devices. On power-up, the SRAM is ready to be configured with IEEE 1149.1 serial TAP port using IEEE 1532 pro-
tocols.
Leave Alone I/O
When using IEEE 1532 mode for non-volatile memory programming, SRAM configuration, or issuing a refresh
command, users may specify I/Os as high, low, tristated or held at current value. This provides excellent flexibility
for implementing systems where reconfiguration or reprogramming occurs on-the-fly.
TransFR (Transparent Field Reconfiguration)
TransFR (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting
system operation using a single ispVM command. See TN1087, Minimizing System Interruption During Configura-
Security
The MachXO devices contain security bits that, when set, prevent the readback of the SRAM configuration and
non-volatile memory spaces. Once set, the only way to clear the security bits is to erase the memory space.
For more information on device configuration, please see details of additional technical documentation at the end
of this data sheet.
2-22
相关PDF资料
PDF描述
HR-AU BATT NIMH 1.2V A 2450MAH
GCJ21BR71H683KA01L CAP CER 0.068UF 50V 10% X7R 0805
VI-J4K-CW-B1 CONVERTER MOD DC/DC 40V 100W
VI-J43-CW-B1 CONVERTER MOD DC/DC 24V 100W
HR-4/5AU BATT NIMH 1.2V 4/5A 1950MAH
相关代理商/技术参数
参数描述
LCMXO640C-5F256C 功能描述:CPLD - 复杂可编程逻辑器件 Use LCMXO640C-5FT256 RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LCMXO640C-5FN256C 功能描述:CPLD - 复杂可编程逻辑器件 640 LUTS 159 I/O RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LCMXO640C-5FT256C 功能描述:CPLD - 复杂可编程逻辑器件 640 LUTs 159 IO 1.8/ 2.5/3.3V -5 Spd RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LCMXO640C-5FTN256C 功能描述:CPLD - 复杂可编程逻辑器件 640 LUTs 159 IO 1.8/ 2.5/3.3V -5 Spd RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LCMXO640C-5M100C 功能描述:CPLD - 复杂可编程逻辑器件 640 LUTs 74 IO 1.8/2 .5/3.3V -5 Spd RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100