- 您现在的位置：买卖IC网 > Datasheet目录866 > LD18YD105KAB2A (AVX Corporation)CAP CER 1UF 16V 10% X5R 0612 Datasheet资料下载
参数资料
| 型号： | LD18YD105KAB2A |
| 厂商： | AVX Corporation |
| 文件页数： | 1/4页 |
| 文件大小： | 0K |
| 描述： | CAP CER 1UF 16V 10% X5R 0612 |
| 产品培训模块： | Component Solutions for Smart Meter Applications |
| 标准包装： | 2,000 |
| 系列： | LD |
| 电容： | 1.0µF |
| 电压 - 额定： | 16V |
| 容差： | ±10% |
| 温度系数： | X5R |
| 安装类型： | 表面贴装，MLCC |
| 工作温度： | -55°C ~ 85°C |
| 应用： | 通用 |
| 封装/外壳： | 0612（1632 公制） |
| 尺寸/尺寸： | 0.063" L x 0.126" W（1.60mm x 3.20mm） |
| 厚度（最大）： | 0.050"（1.27mm） |
| 包装： | 带卷 (TR) |
Low Inductance Capacitors
Introduction
The signal integrity characteristics of a Power Delivery
Network (PDN) are becoming critical aspects of board level
and semiconductor package designs due to higher operating
frequencies, larger power demands, and the ever shrinking
lower and upper voltage limits around low operating voltages.
These power system challenges are coming from mainstream
designs with operating frequencies of 300MHz or greater,
modest ICs with power demand of 15 watts or more, and
operating voltages below 3 volts.
The classic PDN topology is comprised of a series of
capacitor stages. Figure 1 is an example of this architecture
with multiple capacitor stages.
An ideal capacitor can transfer all its stored energy to a load
instantly. A real capacitor has parasitics that prevent
instantaneous transfer of a capacitor’s stored energy. The
true nature of a capacitor can be modeled as an RLC
equivalent circuit. For most simulation purposes, it is possible
to model the characteristics of a real capacitor with one
Slowest Capacitors
capacitor, one resistor, and one inductor. The RLC values in
this model are commonly referred to as equivalent series
capacitance (ESC), equivalent series resistance (ESR), and
equivalent series inductance (ESL).
The ESL of a capacitor determines the speed of energy
transfer to a load. The lower the ESL of a capacitor, the faster
that energy can be transferred to a load. Historically, there
has been a tradeoff between energy storage (capacitance)
and inductance (speed of energy delivery). Low ESL devices
typically have low capacitance. Likewise, higher capacitance
devices typically have higher ESLs. This tradeoff between
ESL (speed of energy delivery) and capacitance (energy
storage) drives the PDN design topology that places the
fastest low ESL capacitors as close to the load as possible.
Low Inductance MLCCs are found on semiconductor
packages and on boards as close as possible to the load.
Fastest Capacitors
Semiconductor Product
VR
Bulk
Board-Level
Package-Level
Die-Level
Low Inductance Decoupling Capacitors
Figure 1 Classic Power Delivery Network (PDN) Architecture
LOW INDUCTANCE CHIP CAPACITORS
The key physical characteristic determining equivalent series
inductance (ESL) of a capacitor is the size of the current loop
it creates. The smaller the current loop, the lower the ESL. A
standard surface mount MLCC is rectangular in shape with
electrical terminations on its shorter sides. A Low Inductance
Chip Capacitor (LICC) sometimes referred to as Reverse
Geometry Capacitor (RGC) has its terminations on the longer
side of its rectangular shape.
When the distance between terminations is reduced, the size
of the current loop is reduced. Since the size of the current
loop is the primary driver of inductance, an 0306 with a
smaller current loop has significantly lower ESL then an 0603.
The reduction in ESL varies by EIA size, however, ESL is
typically reduced 60% or more with an LICC versus a
standard MLCC.
INTERDIGITATED CAPACITORS
The size of a current loop has the greatest impact on the ESL
characteristics of a surface mount capacitor. There is a
secondary method for decreasing the ESL of a capacitor.
This secondary method uses adjacent opposing current
loops to reduce ESL. The InterDigitated Capacitor (IDC)
utilizes both primary and secondary methods of reducing
inductance. The IDC architecture shrinks the distance
between terminations to minimize the current loop size, then
further reduces inductance by creating adjacent opposing
current loops.
An IDC is one single capacitor with an internal structure that
has been optimized for low ESL. Similar to standard MLCC
versus LICCs, the reduction in ESL varies by EIA case size.
Typically, for the same EIA size, an IDC delivers an ESL that
is at least 80% lower than an MLCC.
59
相关PDF资料 |
PDF描述 |
|---|---|
| LD2-820-R | INDUCTOR PWR METL DRUM CORE 82UH |
| LEM2520TR82K | INDUCTOR WOUND .82UH 260MA 1008 |
| LFB212G45BA1A220 | FILTER CER BAND PASS 2.45GHZ SMD |
| LGG2W681MELC50 | CAP ALUM 680UF 450V 20% SNAP |
| LGJ2G101MELC15 | CAP ALUM 100UF 400V 20% SNAP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LD18ZC102KAB2A | 制造商:AVX Corporation 功能描述:CAP 0.001UF 10VDC X7R 10% SMD 0612 - Tape and Reel |
| LD18ZC104KAB2A | 功能描述:多层陶瓷电容器MLCC - SMD/SMT 10volts 0.1uF 10% 0612 X7R RoHS:否 制造商:American Technical Ceramics (ATC) 电容:10 pF 容差:1 % 电压额定值:250 V 温度系数/代码:C0G (NP0) 外壳代码 - in:0505 外壳代码 - mm:1414 工作温度范围:- 55 C to + 125 C 产品:Low ESR MLCCs 封装:Reel |
| LD18ZC104KAB2S | 功能描述:多层陶瓷电容器MLCC - SMD/SMT 10volts 0.1uF 10% 0612 X7R RoHS:否 制造商:American Technical Ceramics (ATC) 电容:10 pF 容差:1 % 电压额定值:250 V 温度系数/代码:C0G (NP0) 外壳代码 - in:0505 外壳代码 - mm:1414 工作温度范围:- 55 C to + 125 C 产品:Low ESR MLCCs 封装:Reel |
| LD18ZC105KAB2A | 功能描述:多层陶瓷电容器MLCC - SMD/SMT 10volts 1uF 10% 0612 X7R RoHS:否 制造商:American Technical Ceramics (ATC) 电容:10 pF 容差:1 % 电压额定值:250 V 温度系数/代码:C0G (NP0) 外壳代码 - in:0505 外壳代码 - mm:1414 工作温度范围:- 55 C to + 125 C 产品:Low ESR MLCCs 封装:Reel |
| LD18ZC105KAB2V | 功能描述:多层陶瓷电容器MLCC - SMD/SMT 10volts 1uF 10% 0612 X7R RoHS:否 制造商:American Technical Ceramics (ATC) 电容:10 pF 容差:1 % 电压额定值:250 V 温度系数/代码:C0G (NP0) 外壳代码 - in:0505 外壳代码 - mm:1414 工作温度范围:- 55 C to + 125 C 产品:Low ESR MLCCs 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。