参数资料
型号: LF2247JC15
厂商: LOGIC DEVICES INC
元件分类: 数字信号处理外设
英文描述: Digital Filter
中文描述: 10-BIT, DSP-DIGITAL FILTER, PQCC84
封装: PLASTIC, LCC-84
文件页数: 2/10页
文件大小: 259K
代理商: LF2247JC15
DEVICES INCORPORATED
LF2247
Image Filter with Coefficient RAM
-2
Video Imaging Products
08/16/2000–LDS.2247-H
rising edge of SCLK. The LF2247
operates at a clock rate of 66 MHz
over the full temperature and supply
voltage ranges.
The LF2247 is applicable for perform-
ing pixel interpolation in image
manipulation and filtering applica-
tions. The LF2247 can perform a
bilinear interpolation of an image (4-
pixel kernels) at real-time video rates
when used with an image resampling
sequencer. Larger kernels or more
complex functions can be realized by
utilizing multiple devices.
Unrestricted access to all data ports
and an addressable coefficient register
file provides the LF2247 with consid-
erable flexibility in applications such
as digital filters, adaptive FIR filters,
mixers, and other similar systems
requiring high-speed processing.
SIGNAL DEFINITIONS
Power
V
CC
and GND
+5 V power supply. All pins must be
connected.
Clocks
CLK — Master Clock
The rising edge of CLK strobes all
enabled registers except for the
coefficient registers.
SCLK — Serial Clock
The rising edge of SCLK shifts data
into and through the coefficient
register file when it is enabled for
serial data shifting.
Inputs
D1
9-0
– D4
9-0
— Data Input
D1–D4 are the 10-bit registered data
input ports. Data is latched on the
rising edge of CLK.
A
4-0
— Row Address
A
4-0
determines which row of data in
the coefficient register file is used to
feed data to the multiplier array. A
4-0
is latched on the rising edge of CLK.
When a new row address is loaded
into the row address register, data
from the register file will be latched
into the multiplier input registers on
the next rising edge of CLK.
SDIN — Serial Data Input
SDIN is used to serially load data into
the coefficient registers. Data present
on SDIN is shifted into the coefficient
register file on the rising edge of SCLK
when SEN is LOW. The 11-bit coeffi-
cients are loaded into the coefficient
register file in 16-bit words as shown
in Figure 2. The five most significant
bits of the first 16-bit word determine
which row the data is written to in the
coefficient registers. Note that the five
most significant bits of the remaining
three 16-bit words are ignored. After
all four 16-bit words are shifted into
the register file, the lower eleven bits
of each word (the coefficient data) are
stored into the coefficient registers.
Outputs
S
15-0
— Data Output
S
15-0
is the 16-bit registered data
output port.
Controls
ENB
1
–ENB
4
— Data Input Enables
The ENB
N
(
N
= 1, 2, 3, or 4) inputs
allow the DN registers to be updated
on each clock cycle. When ENB
N
is
LOW, data on DN
9-0
is latched into
F
IGURE
1
B
.
O
UTPUT
F
ORMATS
15 14 13
–2
6
(Sign)
2
5
10
2
1
9
2
0
2
–1
8
12 11
2
3
7
6
5
4
3
2
1
0
2
4
2
2
2
–2
2
–3
2
–4
2
–5
2
–6
2
–7
2
–8
2
–9
15 14 13
–2
15
(Sign)
2
14
2
13
10
2
10
2
9
9
8
2
8
12 11
2
12
2
11
7
2
7
6
2
6
5
2
5
4
2
4
3
2
3
2
2
2
1
2
1
0
2
0
Fractional Two's Complement (FSEL = 0)
Integer Two's Complement (FSEL = 1)
F
IGURE
1
A
.
I
NPUT
F
ORMATS
9
8
7
2
1
0
–2
0
(Sign)
2
–1
2
–2
2
–7
2
–8
2
–9
10
–2
1
(Sign)
9
2
0
2
–1
8
2
1
0
2
–7
2
–8
2
–9
9
8
2
8
7
2
7
2
2
2
1
2
1
0
2
0
–2
9
(Sign)
10
–2
10
(Sign)
9
2
9
8
2
8
2
2
2
1
2
1
0
2
0
Fractional Two's Complement (FSEL = 0)
Integer Two's Complement (FSEL = 1)
Data
Coefficient
相关PDF资料
PDF描述
LF2247QC15 Image Filter with Coefficient RAM
LF2247QC25 Image Filter with Coefficient RAM
LF2250 12 x 10-bit Matrix Multiplier
LF2250QC25 12 x 10-bit Matrix Multiplier
LF2250QC20 12 x 10-bit Matrix Multiplier
相关代理商/技术参数
参数描述
LF2247JC25 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter
LF2247JC33 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter
LF2247QC15 制造商:LOGIC 制造商全称:LOGIC 功能描述:Image Filter with Coefficient RAM
LF2247QC25 制造商:LOGIC 制造商全称:LOGIC 功能描述:Image Filter with Coefficient RAM
LF2247QC33 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter