参数资料
型号: LF2301JC55
厂商: LOGIC DEVICES INC
元件分类: 数字信号处理外设
英文描述: Image Resampling Sequencer
中文描述: 12-BIT, DSP-VIDEO IMAGING, PQCC68
封装: PLASTIC, LCC-68
文件页数: 2/18页
文件大小: 333K
代理商: LF2301JC55
DEVICES INCORPORATED
LF2301
Image Resampling Sequencer
2-2
08/16/2000–LDS.2301-H
Video Imaging Products
SIGNAL DEFINITIONS
Power
Vcc and GND
+5V power supply. All pins must be
connected.
Clock
CLK — Master Clock
The rising edge of CLK strobes all
enabled registers.
Inputs
P
11-0
— Parameter Register Data Input
P
11-0
is the 12-bit Parameter Register
Data input port. P
11-0
is latched on
the rising edge of CLK.
B
3-0
— Parameter Register Address
Input
B
3-0
is the 4-bit Parameter Register
Address input port. B
3-0
is latched on
the rising edge of CLK.
Outputs
X
11-0
— Source Address Output
X
11-0
is the 12-bit registered Source
Address output port.
CA
7-0
Coefficient Address Output
CA
7-0
is the 8-bit registered Coeffi-
cient Address output port.
U
11-0
— Target Address Output
U
11-0
is the 12-bit registered Target
Address output port.
Controls
INIT — Initialize
When INIT is HIGH for a minimum of
two clock cycles, the control logic is
cleared and initialized for the start of a
new image transformation. When
INIT goes LOW, normal operation
begins after two clock cycles. INIT is
latched on the rising edge of CLK.
WEN
Write Enable
When
WEN is LOW,
data latched into
the device on P
11-0
is loaded into the
preload register addressed by the data
latched into the device on B
3-0
. When
WEN is HIGH, data cannot be loaded
into the preload registers and their
contents will not be changed. WEN is
latched on the rising edge of CLK.
LDR — Load Data Register
When LDR is HIGH, data in all
preload registers is latched into the
Transformation Parameter Registers.
When LDR is LOW, data cannot be
loaded into the Transformation
Parameter Registers and their contents
will not be changed. LDR is latched
on the rising edge of CLK.
ACC — Accumulate
The registered ACC output initializes
the accumulation register of the
external multiplier-accumulator. At
the start of each interpolation “walk,”
ACC goes LOW for one cycle effec-
tively clearing the storage register by
loading in only the new first product.
ACC from either the row or column
LF2301 may be used.
UWRI
Target Memory Write Enable
The Target Memory Write Enable goes
LOW for one clock cycle after the end
of each interpolation “walk.” When
OETA is HIGH, this registered output
is forced to the high-impedance state.
UWRI from either the row or column
LF2301 may be used.
INTER — Interconnect
When two LF2301s are used to form
an ITS, the END flag on each device
is connected to INTER on the other
device. The END flag from the row
device indicates an “end of line” to the
column device. The END flag from the
column device indicates a “bottom of
frame” to the row device, forcing a
reset of the address counter.
NOOP — No Operation
When NOOP is LOW, the clock is
overridden holding all address
generators in their current state. X
11-0
and CA
7-0
are forced to the high-
F
IGURE
1. I
MAGE
T
RANSFORMATION
S
YSTEM
(ITS)
12
P
11-0
5
INIT, LDR,
B
3-0
4
INTER
END
INTER
END
12
24
12
12
12
12
24
LF2301
Row
Address
Generator
(X)
X
11-0
ACC
UWRI
U
11-0
8
8
IMAGE DATA IN
12
12
IMAGE DATA OUT
V
11-0
Y
11-0
LF2301
Column
Address
Generator
(Y)
INTERPOLATION
COEFFICIENT
RAM
CA
7-0
CLK
ACC
DESTINATION
IMAGE
RAM
LMA1009/2009
12 x 12 bit
Multiplier-
Accumulator
SOURCE
IMAGE
RAM
CA
7-0
Y
X
X,Y,P
D
OUT
12
12
WEN, NOOP, OETA
相关PDF资料
PDF描述
LF3310QC12 Horizontal / Vertical Digital Image Filter
LF3310 Horizontal / Vertical Digital Image Filter
LF3310QC15 Horizontal / Vertical Digital Image Filter
LF3330QC12 Vertical Digital Image Filter
LF3330QC15 Vertical Digital Image Filter
相关代理商/技术参数
参数描述
LF2301JC66 制造商:未知厂家 制造商全称:未知厂家 功能描述:Video Sequencer
LF-230FU 制造商:NEC 制造商全称:NEC 功能描述:Noise Filters
LF-230N 制造商:NEC 制造商全称:NEC 功能描述:Noise Filters
LF-230P 制造商:NEC 制造商全称:NEC 功能描述:Noise Filters
LF230VD 制造商:Pentair Technical Products / Hoffman 功能描述:Light Kit 230 Vac Door Act