参数资料
型号: LF43891JC40
厂商: LOGIC DEVICES INC
元件分类: 数字信号处理外设
英文描述: 9 x 9-bit Digital Filter
中文描述: 9-BIT, DSP-DIGITAL FILTER, PQCC84
封装: PLASTIC, LCC-84
文件页数: 3/11页
文件大小: 79K
代理商: LF43891JC40
DEVICES INCORPORATED
LF43891
9 x 9-bit Digital Filter
Video Imaging Products
08/16/2000–LDS.43891-J
3
FILTER CELL DESCRIPTION
9-bit coefficients are loaded into the
C register (CIN
8-0
) and are output as
COUT
8-0
(the COENB signal enables
the COUT
8-0
outputs). The path
taken by the coefficients varies
according to the decimation mode
chosen. With no decimation, the
coefficients move directly from the
C register, bypassing all decimation
registers, and are available at the
output on the following clock cycle.
When decimation is chosen, the
coefficient output is delayed by 1, 2,
or 3 clock cycles depending on how
many decimation registers the
coefficients pass through (D1, D2, or
D3). The number of decimation
registers the coefficients pass
through is determined by DCM
1-0
.
Refer to Table 1 for choosing a
decimation mode.
CIENB enables the C and D registers
for coefficient loading. The registers
are loaded on the rising edge of CLK
when CIENB is LOW. CIENB is
latched and delayed internally which
enables the registers for loading one
clock cycle after CIENB goes active
(loading takes place on the second
rising edge of CLK after CIENB goes
LOW). Therefore, CIENB must be
LOW one clock cycle before the
coefficients are placed on the CIN
8-0
inputs. The coefficients are held when
CIENB is HIGH.
DIENB enables the X register for the
loading of data. The X register is
loaded on the rising edge of CLK
when DIENB is LOW. DIENB is
latched and delayed internally (load-
ing takes place on the second rising
edge of CLK after DIENB goes LOW).
Therefore, DIENB must be LOW one
clock cycle before the data is placed on
the DIN
8-0
inputs. The X register is
loaded with all zeros when DIENB is
HIGH.
The output of the C register (C
8-0
) and
X register (X
8-0
) provide the inputs of
the 9 x 9 multiplier. The multiplier is
followed by two pipeline registers,
registers in the device to be cleared
together. RESET and ERASE are
latched and delayed internally caus-
ing the clearing to occur on the second
clock cycle after RESET and ERASE go
active.
The second method, when only
ERASE is LOW, clears a single accu-
mulator of a selected cell. The cell is
selected using the ADR
2-0
inputs
(decoded to Cell n). ERASE is latched
and delayed internally causing the
clearing to occur on the second clock
cycle after ERASE goes active. Refer
to Table 2 for clearing registers and
accumulators.
F
IGURE
2.
O
UTPUT
S
TAGE
D
IAGRAM
M REG0 and M REG1. The output of
the multiplier is sign extended and is
used as one of the inputs to the 26-bit
adder. The output of the 26-bit
accumulator provides the second
input to the adder. Both the accumu-
lator and T register are loaded simul-
taneously with the output of the
adder.
The accumulator is loaded with the
output of the adder on every clock
cycle unless cleared. Clearing the
accumulator can be achieved using
two methods. The first method, when
both RESET and ERASE are LOW,
causes all accumulators and all
CELL RESULT
MUX
26
26
26
26
26
OUTPUT
BUFFER
17-0
SIGN
EXTENSION
25-18
26
Z
M
D
Q
0
18
17-0
SHADD
0
1
OUTPUT
MUX
0
1
D
Q
25-8
TRI-STATE
BUFFER
26
26
SENBL
SENBH
2
CLK
RESET.D
TO ALL REGISTERS
TO ALL REGISTERS
ADR
2-0
.D
26
26
26
26
26
相关PDF资料
PDF描述
LF43891 9 x 9-bit Digital Filter
LF43891JC33 9 x 9-bit Digital Filter
LF48908QC25 Two Dimensional Convolver
LF48908QC31 Two Dimensional Convolver
LF48908 Two Dimensional Convolver
相关代理商/技术参数
参数描述
LF43891JC50 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter
LF43891QC25 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter
LF43891QC33 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter
LF43891QC40 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter
LF43891QC50 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter