参数资料
型号: LFEC33E-3F672C
厂商: Lattice Semiconductor Corporation
文件页数: 130/163页
文件大小: 0K
描述: IC FPGA 32.8KLUTS 496I/O 672-BGA
标准包装: 40
系列: EC
逻辑元件/单元数: 32800
RAM 位总计: 434176
输入/输出数: 496
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 672-BBGA
供应商设备封装: 672-FPBGA(27x27)
其它名称: 220-1235
4-3
Pinout Information
LatticeECP/EC Family Data Sheet
PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin
PICs Associated
with DQS Strobe
PIO Within PIC
DDR Strobe (DQS) and
Data (DQ) Pins
P[Edge] [n-4]
ADQ
BDQ
P[Edge] [n-3]
ADQ
BDQ
P[Edge] [n-2]
ADQ
BDQ
P[Edge] [n-1]
ADQ
BDQ
P[Edge] [n]
A[Edge]DQSn
BDQ
P[Edge] [n+1]
ADQ
BDQ
P[Edge] [n+2]
ADQ
BDQ
P[Edge] [n+3]
ADQ
BDQ
Notes:
1. “n” is a Row/Column PIC number
2. The DDR interface is designed for memories that support one DQS strobe per eight bits of
data. In some packages, all the potential DDR data (DQ) pins may not be available.
3. PIC numbering definitions are provided in the “Signal Names” column of the Signal Descrip-
tions table.
相关PDF资料
PDF描述
GBA14DTKT CONN EDGECARD 28POS DIP .125 SLD
GBM06DRXI CONN EDGECARD 12POS DIP .156 SLD
NCP1086D2T-33R4 IC REG LDO 3.3V 1.5A D2PAK-3
GBM10DRXH CONN EDGECARD 20POS DIP .156 SLD
CS8182YDFR8 IC REG LDO ADJ .2A 8SOIC
相关代理商/技术参数
参数描述
LFEC33E-3F672I 功能描述:FPGA - 现场可编程门阵列 32.8K LUTs 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFEC33E-3F900C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC33E-3F900I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC33E-3FN256C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC33E-3FN256I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet