- 您现在的位置：买卖IC网 > PDF目录16791 > LM4855LQBD (National Semiconductor)BOARD EVALUATION LM4855LQ PDF资料下载
参数资料
| 型号： | LM4855LQBD |
| 厂商： | National Semiconductor |
| 文件页数： | 8/27页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION LM4855LQ |
| 标准包装： | 1 |
| 系列： | Boomer® |
| 放大器类型： | AB 类 |
| 输出类型： | 1-通道（单声道），带立体声耳机 |
| 在某负载时最大输出功率 x 通道数量： | 1.5W x 1 @ 4 欧姆; 115mW x 2 @ 32 欧姆 |
| 电源电压： | 2.6 V ~ 5 V |
| 工作温度： | -40°C ~ 85°C |
| 板类型： | 完全填充 |
| 已用 IC / 零件： | LM4855 |
| 已供物品： | 板，线缆，软件 |
| 相关产品： | LM4855LQDKR-ND - IC AMP AUDIO PWR 1.5W MONO 24LLP LM4855LQCT-ND - IC AMP AUDIO PWR 1.5W MONO 24LLP LM4855LQTR-ND - IC AMP AUDIO PWR 1.5W MONO 24LLP |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
SNAS164C – JUNE 2002 – REVISED MAY 2013
SPI OPERATIONAL REQUIREMENTS
1. The data bits are transmitted with the LSB first.
2. The maximum clock rate is 10MHz for the CLK pin.
3. CLK must remain logic-high for at least 50ns (tCH ) after the rising edge of CLK, and CLK must remain logic-
low for at least 50ns (tCL) after the falling edge of CLK.
4. The serial data bits are sampled at the rising edge of CLK. Any transition on DATA must occur at least 20ns
(tDS) before the rising edge of CLK. Also, any transition on DATA must occur at least 20ns (tDH) after the rising
edge of CLK and stabilize before the next rising edge of CLK.
5. ENB should be logic-high only during serial data transmission.
6. ENB must be logic-high at least 20ns (tES ) before the first rising edge of CLK, and ENB has to remain logic-
high at least 20ns (tEH) after the eighth rising edge of CLK.
7. If ENB remains logic-low for more than 10ns before all 8 bits are transmitted then the data latch will be
aborted.
8. If ENB is logic-high for more than 8 CLK pulses then only the first 8 data bits will be latched and activated
when ENB transitions to logic-low.
9. ENB must remain logic-low for at least 30ns (tEL ) to latch in the data.
10. Coincidental rising or falling edges of CLK and ENB are not allowed. If CLK is to be held logic-high after the
data transmission, the falling edge of CLK must occur at least 20ns (tCS) before ENB transitions to logic-high for
the next set of data.
Figure 37. SPI Timing Diagram
16
Copyright 2002–2013, Texas Instruments Incorporated
Product Folder Links: LM4855
相关PDF资料 |
PDF描述 |
|---|---|
| H3CCS-1606M | IDC CABLE - HKC16S/AE16M/HKC16S |
| HCC06DRES-S93 | CONN EDGECARD 12POS .100 EYELET |
| EBC43DCSN-S288 | CONN EDGECARD 86POS .100 EXTEND |
| HBC06DRES-S93 | CONN EDGECARD 12POS .100 EYELET |
| H3DDH-1406G | IDC CABLE - HKR14H/AE14G/HKR14H |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LM4855LQX/NOPB | 制造商:Texas Instruments 功能描述:Audio Amp Headphone/Speaker 1-CH Mono/2-CH Stereo 1.5W Class-AB 24-Pin LLP EP T/R |
| LM4856 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Integrated Audio Amplifier System |
| LM48560 | 制造商:TI 制造商全称:Texas Instruments 功能描述:High Voltage Class H Ceramic Speaker Driver with Automatic Level Control |
| LM48560TL | 制造商:TI 制造商全称:Texas Instruments 功能描述:High Voltage Class H Ceramic Speaker Driver with Automatic Level Control |
| LM48560TL/NOPB | 功能描述:音频放大器 Hi Vltg Class H Cer Speaker Driver RoHS:否 制造商:STMicroelectronics 产品:General Purpose Audio Amplifiers 输出类型:Digital 输出功率: THD + 噪声: 工作电源电压:3.3 V 电源电流: 最大功率耗散: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:TQFP-64 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。