- 您现在的位置：买卖IC网 > PDF目录8930 > LMK04000BISQX/NOPB (National Semiconductor)IC CLOCK CONDITIONER W/PLL 48LLP PDF资料下载
参数资料
| 型号： | LMK04000BISQX/NOPB |
| 厂商： | National Semiconductor |
| 文件页数： | 47/65页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK CONDITIONER W/PLL 48LLP |
| 标准包装： | 2,500 |
| 系列： | PowerWise® |
| 类型： | 时钟调节器 |
| PLL： | 是 |
| 输入： | LVCMOS |
| 输出： | LVCMOS，2VPECL，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:7 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 1.296GHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-LLP（7x7） |
| 包装： | 带卷 (TR) |
| 其它名称： | LMK04000BISQX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
= 0.00164,
MHz
V
(2.03 - 0.814) 10
6
12.288 81.4 - (-81.4)
(
)
'V 10
6
FNOM ('ppm2 - 'ppm1)
KVCO =
= 0.00164
MHz
V
2.03 - 0.814
0.001 - (-0.001)
KVCO =
'F
'V
,
MHz
V
=
¨
§ 'F
2 - 'F1
VTUNE2 - VTUNE1
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
The tuning curve achieved in the user's application may differ from the curve shown above due to differences in
PCB layout and component selection.
This data is measured on the bench with the crystal integrated with the LMK04000 family. Using a voltmeter to
monitor the VTUNE node for the crystal, the PLL1 reference clock input frequency is swept in frequency and the
resulting tuning voltage generated by PLL1 is measured at each frequency. At each value of the reference clock
frequency, the lock state of PLL1 should be monitored to ensure that the tuning voltage applied to the crystal is
valid.
The curve shows over the tuning voltage range of 0.17 VDC to 3.0 VDC, the frequency range is ± 163 ppm; or
equivalently, a crystal frequency range of ± 2000 Hz. The measured tuning voltage at the nominal crystal
frequency (12.288 MHz) is 1.4 V. Using the diode data sheet tuning characteristics, this voltage results in a
tuning capacitance of approximately 6.5 pF.
The tuning curve data can be used to calculate the gain of the oscillator (KVCO). The data used in the calculations
is taken from the most linear portion of the curve, a region centered on the crossover point at the nominal
frequency (12.288 MHz). For a well designed circuit, this is the most likely operating range. In this case, the
tuning range used for the calculations is ± 1000 Hz (± 0.001 MHz), or ± 81.4 ppm. The simplest method is to
calculate the ratio:
ΔF2 and ΔF1 are in units of MHz. Using data from the curve this becomes:
A second method uses the tuning data in units of ppm:
FNOM is the nominal frequency of the crystal and is in units of MHz. Using the data, this becomes:
In order to ensure startup of the oscillator circuit, the equivalent series resistance (ESR) of the selected crystal
should conform to the specifications listed in the table of Electrical Characteristics. It is also important to select a
crystal with adequate power dissipation capability, or drive level. If the drive level supplied by the oscillator
exceeds the maximum specified by the crystal manufacturer, the crystal will undergo excessive aging and
possibly become damaged. Drive level is directly proportional to resonant frequency, capacitive load seen by the
crystal, voltage and equivalent series resistance (ESR). For more complete coverage of crystal oscillator design,
see
Application
Note
AN-1939
at
or
Termination and use of Clock Output (Drivers)
When terminating clock drivers keep in mind these guidelines for optimum phase noise and jitter performance:
Transmission line theory should be followed for good impedance matching to prevent reflections.
Clock drivers should be presented with the proper loads. For example:
–
LVDS drivers are current drivers and require a closed current loop.
–
LVPECL drivers are open emitters and require a DC path to ground.
Receivers should be presented with a signal biased to their specified DC bias level (common mode voltage)
for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage
level. In this case, the signal should normally be AC coupled.
Copyright 2008–2011, Texas Instruments Incorporated
51
相关PDF资料 |
PDF描述 |
|---|---|
| LMK04033BISQX/NOPB | IC CLOCK CONDITIONER PREC 48LLP |
| VI-25Z-MX-F3 | CONVERTER MOD DC/DC 2V 30W |
| VI-JTR-MZ-F1 | CONVERTER MOD DC/DC 7.5V 25W |
| VI-25Y-MY-F2 | CONVERTER MOD DC/DC 3.3V 33W |
| VI-JTP-MZ-F3 | CONVERTER MOD DC/DC 13.8V 25W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LMK04001BISQ | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04001BISQ/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LMK04001BISQE | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04001BISQE/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LMK04001BISQX | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
发布紧急采购，3分钟左右您将得到回复。