参数资料
型号: LMK04001BISQE/NOPB
厂商: National Semiconductor
文件页数: 32/65页
文件大小: 0K
描述: IC CLOCK COND 1.5GHZ W/PLL 48LLP
标准包装: 1
系列: PowerWise®
类型: 时钟调节器
PLL:
输入: LVCMOS
输出: LVCMOS,2VPECL,LVPECL
电路数: 1
比率 - 输入:输出: 2:7
差分 - 输入:输出: 是/是
频率 - 最大: 1.57GHz
除法器/乘法器: 是/是
电源电压: 3.15 V ~ 3.45 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-WFQFN 裸露焊盘
供应商设备封装: 48-LLP(7x7)
包装: 标准包装
产品目录页面: 1275 (CN2011-ZH PDF)
其它名称: LMK04001BISQEDKR
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
Table 20. EN_PLL2_XTAL: External Crystal Option
EN_PLL2_XTAL
Oscillator Amplifier State
0
OFF
1
ON
EN_Fout: Fout Power Down Bit
The EN_Fout bit allows the Fout port to be enabled or disabled. By default EN_Fout = 0.
CLK Global Enable: Clock Global enable bit
In addition to the external GOE pin, an internal Register 13 bit (b18) can be used to globally enable/disable the
clock outputs via the uWire programming interface. The default value is 1. When CLK Global Enable = 1, the
active output clocks are enabled. The active output clocks are disabled if this bit is 0.
POWERDOWN Bit -- Device Power Down
This bit can power down the entire device. Enabling this bit powers down the entire device and all functional
blocks, regardless of the state of any of the other bits or pins.
Table 21. Power Down Bit Values
POWERDOWN Bit
Mode
0
Normal Operation
1
Entire device powered down
EN_PLL2 REF2X: PLL2 Frequency Doubler control bit
When FOSCin is below 50 MHz, the PLL2 frequency doubler can be enabled by setting EN_PLL2_REF2X = 1. The
default value is 0. When EN_PLL2_REF2X = 1, the signal at the OSCin port bypasses the PLL2_R counter and
is passed through a frequency doubler circuit. The output of this circuit is then input to the PLL2 phase
comparator block. This feature allows the phase comparison frequency to be increased for lower frequency
OSCin sources (< 50 MHz), and can be used with either VXCOs or crystals. For instance, when using a pullable
crystal of 12.288 MHz to drive the OSCin port, the PLL2 phase comparison frequency is 24.576 MHz when
EN_PLL2_REF2X = 1. A higher PLL phase comparison frequency reduces PLL2 in-band phase noise and RMS
jitter. The PLL in-band phase noise can be reduced by approximately 2 to 3 dB. The on-chip loop filter typically is
enabled to reduce PLL2 reference spurs when EN_PLL2_REF2X is enabled. Suggested values in this case are:
R3 = 600
Ω, C3 = 50 pF, R4 = 10 kΩ, C4 = 60 pF.
PLL2 Internal Loop Filter Component Values
Internal loop filter components are available for PLL2, enabling the user to implement either 3rd or 4th order loop
filters without requiring external components. The user may select from a fixed set of values for both the resistors
and capacitors. Internal loop filter resistance values for R3 and R4 can be set individually according to Table 22
Table 22. PLL2 Internal Loop Filter Resistor Values, PLL2_R3_LF
PLL2_R3_LF [2:0]
RESISTANCE
b2
b1
b0
0
< 600
Ω
0
1
10 k
Ω
0
1
0
20 k
Ω
0
1
30 k
Ω
1
0
40 k
Ω
1
0
1
Invalid
1
0
Invalid
1
Invalid
38
Copyright 2008–2011, Texas Instruments Incorporated
相关PDF资料
PDF描述
M83723/86G10206 CONN PLUG 2POS STRAIGHT W/SCKT
MS27472E18A53S CONN RCPT 53POS WALL MT W/SCKT
CS3106A-32-73P CONN PLUG 46POS STRAIGHT W/PINS
LMK04000BISQE/NOPB IC CLOCK COND 1.2GHZ W/PLL 48LLP
VE-B4W-MV CONVERTER MOD DC/DC 5.5V 150W
相关代理商/技术参数
参数描述
LMK04001BISQX 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04001BISQX/NOPB 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
LMK04002BEVAL 功能描述:时钟和定时器开发工具 LMK04002 EVAL BOARD RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V
LMK04002BEVAL/NOPB 功能描述:BOARD EVAL FOR LMK04002B RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:PowerWise® 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP
LMK04002BISQ 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs