- 您现在的位置：买卖IC网 > PDF目录358886 > LMX1600SLB (NATIONAL SEMICONDUCTOR CORP) PLLatinum⑩ Low Cost Dual Frequency Synthesizer PDF资料下载
参数资料
| 型号： | LMX1600SLB |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | XO, clock |
| 英文描述： | PLLatinum⑩ Low Cost Dual Frequency Synthesizer |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 2000 MHz, QCC16 |
| 封装： | CSP-16 |
| 文件页数： | 6/14页 |
| 文件大小： | 196K |
| 代理商： | LMX1600SLB |
1.0 Functional Description
(Continued)
the phase detector inputs is less than 15 ns for 4 consecutive
comparison cycles. The lock detect output is low when the
error between the phase detector outputs is more than 30 ns
for one comparison cycle. The lock detect output is always
low when the PLL is in power down mode. For further de-
scription see Programming Description 2.5.
1.9
Each PLL is individually power controlled by the device
EN
pin. The
EN
controls the Main PLL, and the
EN
con-
trols the Aux PLL. Activation of
EN
= LOW (power down)
condition results in the disabling of the respective N and R
counters and de-biasing of their respective fin inputs (to a
high impedance state). The reference oscillator input block
powers down and the OSC
pin reverts to a high impedance
state only when both
EN
pins are LOW. Power down forces
the respective charge pump and phase comparator logic to a
TRI-STATE condition as well as disabling the bandgap refer-
ence block. Power up occurs immediately when the
EN
pin is
brought high. Power up sequence: Bandgap and Oscillator
blocks come up first, with the remaining PLL functions be-
coming active approx. 1 μs later. All programming informa-
tion is retained internally in the chip when in power down
mode. The MICROWIRE control register remains active and
capable of loading and latching in data during power down
mode.
POWER CONTROL
2.0
Programming Description
2.1
The descriptions below detail the 18-bit data register loaded through the MICROWIRE Interface. The 18-bit shift register is used
to program the 12-bit Main and Aux R counter registers and the 16-bit Main and Aux N counter registers. The shift register con-
sists of a 16-bit DATA field and a 2-bit control (CTL [1:0]) field as shown below. The control bits decode the internal register ad-
dress. On the rising edge of LE, data stored in the shift register is loaded into one of the 4 appropriate latches (selected by ad-
dress bits). Data is shifted in MSB first.
MICROWIRE INTERFACE
MSB
LSB
DATA [15:0]
CTL [1:0]
18
2
1
0
2.1.1
When LE transitions high, data is transferred from the 18-bit shift register into one of the 4 appropriate internal latches depending
upon the state of the control (CTL) bits. The control bits decode the internal register address
Register Location Truth Table
CTL [1:0]
DATA Location
AUX_R Register
AUX_N Register
MAIN_R Register
MAIN_N Register
0
0
1
1
0
1
0
1
2.1.2
Register Content Truth Table
First Bit
17
SHIFT REGISTER BIT LOCATION
11
10
9
AUX_R_CNTR
AUX_B_CNTR
Last Bit
1
0
0
1
1
16
15
14
13
12
8
7
6
5
4
3
2
0
0
1
0
1
AUX_R
AUX_N
MAIN_R
MAIN_N
FoLD
AUX_A_CNTR
CP_WORD
MAIN_R_CNTR
MAIN_B_CNTR and MAIN_A_CNTR
2.2
PROGRAMMABLE REFERENCE DIVIDERS
2.2.1
If the Control Bits (CTL [1:0]) are 0 0 when LE transitions high, data is transferred from the 18-bit shift register into a latch which
sets the Aux PLL 12-bit R counter divide ratio. The divide ratio is programmed using the bits
AUX_R_CNTR
as shown in table
2.2.3. The divider ratio must be
≥
2. The FoLD word bits controls the multifunction FoLD output as described in section in 2.5.
AUX_R Register
First Bit
17
SHIFT REGISTER BIT LOCATION
11
10
9
AUX_R_CNTR[11:0]
Last Bit
1
0
16
FoLD[3:0]
15
14
13
12
8
7
6
5
4
3
2
0
0
AUX_R
www.national.com
6
相关PDF资料 |
PDF描述 |
|---|---|
| LMX1600TM | PLLatinum⑩ Low Cost Dual Frequency Synthesizer |
| LMX2312USLDX | PLLatinum⑩ Ultra Low Power Frequency Synthesizer for RF Personal Communications |
| LMX2312U | PLLatinum⑩ Ultra Low Power Frequency Synthesizer for RF Personal Communications |
| LMX2314 | 1.2 GHz Frequency Synthesizer for RF Personal Communications |
| LMX2314M | 1.2 GHz Frequency Synthesizer for RF Personal Communications |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LMX1600SLBX | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| LMX1600SLBX/NOPB | 功能描述:IC FREQ SYNTH DUAL 16LAMINATECSP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| LMX1600TM | 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum⑩ Low Cost Dual Frequency Synthesizer |
| LMX1600TM/NOPB | 功能描述:IC FREQ SYNTHESIZER DUAL 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| LMX1600TMX | 功能描述:IC FREQ SYNTHESZR 2.0GHZ 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
发布紧急采购，3分钟左右您将得到回复。