参数资料
型号: LMX1600TM
厂商: NATIONAL SEMICONDUCTOR CORP
元件分类: XO, clock
英文描述: PLLatinum⑩ Low Cost Dual Frequency Synthesizer
中文描述: PLL FREQUENCY SYNTHESIZER, 2000 MHz, PDSO16
封装: PLASTIC, TSSOP-16
文件页数: 7/14页
文件大小: 196K
代理商: LMX1600TM
2.0
Programming Description
(Continued)
2.2.2
If the Control Bits (CTL [1:0]) are 1 0 when LE transitions high, data is transferred from the 18-bit shift register into a latch which
sets the Main PLL 12-bit R counter divide ratio and various control functions. The divide ratio is programmed using the bits
MAIN_R_CNTR
as shown in table 2.2.3. The divider ratio must be
2. The charge pump control word (CP_WORD[3:0] ) sets the
charge pump gain and the phase detector polarity as detailed in 2.4.
MAIN_R REGISTER
First Bit
17
CP_WORD[3:0]
SHIFT REGISTER BIT LOCATION
11
10
9
MAIN_R_CNTR[11:0]
Last Bit
1
1
16
15
14
13
12
8
7
6
5
4
3
2
0
0
MAIN_R
2.2.3
(MAIN/AUX R Counter)
12-Bit Programmable Main and Auxiliary Reference Divider Ratio
MAIN_R_CNTR/AUX_R_CNTR
9
8
7
0
0
0
0
0
0
1
1
1
Divide Ratio
2
3
4,095
11
0
0
1
10
0
0
1
6
0
0
1
5
0
0
1
4
0
0
1
3
0
0
1
2
0
0
1
1
1
1
1
0
0
1
1
Note 7:
Legal divide ratio: 2 to 4,095.
2.3
PROGRAMMABLE FEEDBACK (N) DIVIDERS
2.3.1
If the Control Bits ( CTL[1:0]) are 0 1 when LE transitions high, data is transferred from the 18-bit shift register into the AUX_N
register latch which sets the Aux PLL 16-bit programmable N counter value. The AUX_N counter is a 16-bit counter which is fully
programmable from 240 to 65,535 for 1.1 GHz option or from 56 to 32,767 for 500 MHz option. The AUX_N register consists of
the 4-bit swallow counter (AUX_A_CNTR), the 12-bit programmable counter (AUX_B_CNTR). Serial data format is shown below.
The divide ratio (AUX_N_CNTR [13:0]) must be
240 (1.1 GHz option) or
56 (500 MHz option) for a continuous divide range.
The Aux PLL N divide ratio is programmed using the bits AUX_A_CNTR, AUX_B_CNTR as shown in tables 2.3.2.
AUX_N Register
First Bit
17
SHIFT REGISTER BIT LOCATION
11
10
9
AUX_B_CNTR[11:0]
Last Bit
1
0
16
15
14
13
12
8
7
6
5
AUX_A_CNTR[3:0]
4
3
2
0
1
AUX_N
2.3.2
4-BIT Swallow Counter Divide Ratio (Aux A COUNTER)
1.1 GHz option
Swallow
Count
(A)
0
1
15
AUX_A_CNTR
3
0
0
1
2
0
0
1
1
0
0
1
0
0
1
1
Note 8:
Swallow Counter Value: 0 to 15
500 MHz option
Swallow
Count
(A)
0
1
7
AUX_A_CNTR
3
X
X
X
2
0
0
1
1
0
0
1
0
0
1
1
Note 9:
Swallow Counter Value: 0 to 7
X = Don’t Care condition
2.3.3
12-BIT Programmable Counter Divide Ratio (Aux B COUNTER)
AUX_B_CNTR
8
7
0
0
0
0
1
1
Divide Ratio
3
4
4,095
11
0
0
1
10
0
0
1
9
0
0
1
6
0
0
1
5
0
0
1
4
0
0
1
3
0
0
1
2
0
1
1
1
1
0
1
0
1
0
1
Note 10:
Divide ratio: 3 to 4,095 (Divide ratios less than 3 are prohibited)
AUX_B_CNTR
AUX_A_CNTR.
See section 2.3.7 for calculation of VCO output frequency.
7
www.national.com
相关PDF资料
PDF描述
LMX2312USLDX PLLatinum⑩ Ultra Low Power Frequency Synthesizer for RF Personal Communications
LMX2312U PLLatinum⑩ Ultra Low Power Frequency Synthesizer for RF Personal Communications
LMX2314 1.2 GHz Frequency Synthesizer for RF Personal Communications
LMX2314M 1.2 GHz Frequency Synthesizer for RF Personal Communications
LMX2314MX 1.2 GHz Frequency Synthesizer for RF Personal Communications
相关代理商/技术参数
参数描述
LMX1600TM/NOPB 功能描述:IC FREQ SYNTHESIZER DUAL 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*
LMX1600TMX 功能描述:IC FREQ SYNTHESZR 2.0GHZ 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*
LMX1600TMX/NOPB 制造商:Texas Instruments 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP T/R
LMX1601 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum⑩ Low Cost Dual Frequency Synthesizer
LMX1601SLB 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum⑩ Low Cost Dual Frequency Synthesizer