参数资料
型号: LMX2316TM/NOPB
厂商: NATIONAL SEMICONDUCTOR CORP
元件分类: PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 1200 MHz, PDSO16
封装: 0.173 INCH, PLASTIC, TSSOP-16
文件页数: 8/19页
文件大小: 342K
代理商: LMX2316TM/NOPB
2.0 Application Information
(Continued)
2.6 N COUNTER
The calculated value of N, and the value of P are now used
to determine the values of A and B where A and B are both
integer values:
N=P *B+ A
where B is the divisor and A is the remainder. Therefore:
B = div (N/P)
and
A =N(B*P)
For this example, B and A are calculated as follows:
B = div (4750/32) = 148 = 0000010010100
and
A = 4750(148*32)=14=01110
To load the N counter with these values, the programming bit
stream would be as follows. The first bit, the GO bit, (MSB)
N[19] is used for FastLock operation and will be discussed in
the F Latch section. The next 13 bits, (N[18]–N[6]) shifted in,
are the B counter value, 0000010010100
b *. Bits N[5]–N[1]
are the A counter and are 01110
b in this example. The final
two bits (the control bits) are 1,0 identifying the N counter. In
programming the N counter, the value of B must be greater
than or equal to A, and the value of B must be greater than
or equal to 3.
Note: *In programming the counter, data is shifted in MSB first.
10012714
2.7 R COUNTER
Programming the R counter is done by shifting in the binary
value of R calculated previously (50
d = 110010b). The first bit
shifted in is R[19] the LD precision bit. The next 4 bits
(R[18]–R[15]) shifted in, are used for testing and should
always be loaded with zeros. The R[14]–R[1] bits are used to
program
the
reference
divider
ratio
and
should
be
00000000110010
b for this example. The final two bits, C[1]
and C[2] denote the R counter and should be 0, 0. The
resulting bit stream looks as follows:
10012716
2.8 F LATCH
To program the device for any of the FastLock modes, C[1] =
0 and C[2] = 1 which direct data to the F latch. The Section
1.3 FUNCTION AND INITIALIZATION LATCH section dis-
cusses the 4 modes of FastLock operation. The user must
first determine which FastLock mode will be used. When
using any of the FastLock modes, the programmer needs to
experimentally determine the length of time to stay in high
gain mode. This is done by looking at the transient response
and determining the time at which the device has settled to
within the appropriate frequency tolerance. FastLock mode
should be terminated just prior to “lock” to place the switch-
ing phase glitch within the transient settling time. The
counter reset mode (F[1] bit) holds both the N and R
counters at load point when F[1] = HIGH. Upon setting F[1]
= LOW, the N and R counters will resume counting in close
phase alignment. Other functions of the F latch such as
FoLD output control, Phase detector polarity, and charge
pump TRI-STATE are defined in the 1.3 FUNCTION AND
INITIALIZATION LATCH section also.
LMX2306/LMX2316/LMX2326
www.national.com
16
相关PDF资料
PDF描述
LTC3766MPGN#TRPBF SWITCHING CONTROLLER, 316 kHz SWITCHING FREQ-MAX, PDSO28
LX1553CDM 1 A SWITCHING CONTROLLER, 500 kHz SWITCHING FREQ-MAX, PDSO8
LM236AM-2.5X 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 2.49 V, PDSO8
LT1201-7DB1 1-OUTPUT 400 W AC-DC REG PWR SUPPLY MODULE
LME0509S 1-OUTPUT 0.25 W DC-DC REG PWR SUPPLY MODULE
相关代理商/技术参数
参数描述
LMX2316TMX 制造商:Texas Instruments 功能描述:PLL Frequency Synthesizer Single 100MHz to 1200MHz 16-Pin TSSOP T/R
LMX2316TMX/NOPB 功能描述:IC FREQ SYNTH 1.2GHZ 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*
LMX2320 制造商:NSC 制造商全称:National Semiconductor 功能描述:Frequency Synthesizer for RF Personal Communications
LMX2320 WAF 制造商:Texas Instruments 功能描述:
LMX2320TM 功能描述:IC FREQ SYNTH 2.0GHZ 20-TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*