- 您现在的位置：买卖IC网 > PDF目录358886 > LMX2335U (National Semiconductor Corporation) PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications PDF资料下载
参数资料
| 型号： | LMX2335U |
| 厂商： | National Semiconductor Corporation |
| 英文描述： | PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications |
| 中文描述： | PLLatinum超低功耗双频率合成射频个人通信 |
| 文件页数： | 33/48页 |
| 文件大小： | 3127K |
| 代理商： | LMX2335U |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
1.0 Functional Description
The basic phase-lock-loop (PLL) configuration consists of a
high-stability crystal reference oscillator, a frequency synthe-
sizer such as the National Semiconductor LMX2335U or
LMX2336U, a voltage controlled oscillator (VCO), and a
passive loop filter. The frequency synthesizer includes a
phase detector, current mode charge pump, programmable
reference R and feedback N frequency dividers. The VCO
frequency is established by dividing the crystal reference
signal down via the reference divider to obtain a comparison
reference frequency. This reference signal, F
r
, is then pre-
sented to the input of a phase/frequency detector and com-
pared with the feedback signal, F
p
, which was obtained by
dividing the VCO frequency down by way of the feedback
divider. The phase/frequency detector measures the phase
error between the F
and F
signals and outputs control
signals that are directly proportional to the phase error. The
charge pump then pumps charge into or out of the loop filter
based on the magnitude and direction of the phase error.
The loop filter converts the charge into a stable control
voltage for the VCO. The phase/frequency detector’s func-
tion is to adjust the voltage presented to the VCO until the
feedback signal’s frequency and phase match that of the
reference signal. When this “Phase-Locked” condition exists,
the VCO frequency will be N times that of the comparison
frequency, where N is the feedback divider ratio.
1.1 REFERENCE OSCILLATOR INPUT
The reference oscillator frequency for both the RF1 and RF2
PLLs is provided from an external reference via the OSC
in
pin. The reference buffer circuit supports input frequencies
from 5 to 40 MHz with a minimum input sensitivity of 0.5 V
.
The reference buffer circuit has an approximate V
CC
/2 input
threshold and can be driven from an external CMOS or TTL
logic gate. Typically, the OSC
in
pin is connected to the output
of a crystal oscillator.
1.2 REFERENCE DIVIDERS (R COUNTERS)
The reference dividers divide the reference input signal,
OSC
in
, by a factor of R. The output of the reference divider
circuits feeds the reference input of the phase detector. This
reference input to the phase detector is often referred to as
the comparison frequency. The divide ratio should be chosen
such that the maximum phase comparison frequency (F
φ
RF1
or F
φ
RF2
) of 10 MHz is not exceeded.
The RF1 and RF2 reference dividers are each comprised of
15-bit CMOS binary counters that support a continuous in-
teger divide ratio from 3 to 32767. The RF1 and RF2 refer-
ence divider circuits are clocked by the output of the refer-
ence buffer circuit which is common to both.
1.3 PRESCALERS
The f
RF1 (f
RF2) and f
RF1 (f
RF2) input pins of the
LMX2336U device drives the input of a bipolar, differential-
pair amplifier. The output of the bipolar, differential-pair am-
plifier drives a chain of ECL D-type flip-flops in a dual modu-
lus configuration. The output of the prescaler is used to clock
the subsequent feedback dividers. The complementary in-
puts of both the RF1 and RF2 synthesizers can be driven
differentially, or the negative input can be AC coupled to
ground through an external capacitor for single ended con-
figuration. A 64/65 or a 128/129 prescale ratio can be se-
lected for the both the RF1 and RF2 synthesizers. On the
other hand, the LMX2335U PLL is only intended for single
ended operation. Similarly, a 64/65 or a 128/129 prescale
ratio can be selected for both the RF1 and RF2 synthesizers.
1.4 PROGRAMMABLE FEEDBACK DIVIDERS (N
COUNTERS)
The programmable feedback dividers operate in concert with
the prescalers to divide the input signal f
by a factor of N.
The output of the programmable reference divider is pro-
vided to the feedback input of the phase detector circuit. The
divide ratio should be chosen such that the maximum phase
comparison frequency (F
φ
RF1
or F
φ
RF2
) of 10 MHz is not
exceeded.
The programmable feedback divider circuit is comprised of
an A counter (swallow counter) and a B counter (program-
mble binary counter). The RF1 N_CNTRA counter and RF2
N_CNTRA counter are both 7-bit CMOS swallow counters,
programmable from 0 to 127. The RF1 N_CNTRB and RF2
N_CNTRB counters are both 11-bit CMOS binary counters,
programmable from 3 to 2047. A continuous integer divide
ratio is achieved if N
≥
P
*
(P1), where P is the value of the
prescaler selected. Divide ratios less than the minimum con-
tinuous divide ratio are achievable as long as the binary
programmable counter value is greater than the swallow
counter value (N_CNTRB
≥
N_CNTRA). Refer to
Sections
2.5.1, 2.5.2, 2.7.1
and
2.7.2
for details on how to program
the N_CNTRA and N_CNTRB counters. The following equa-
tions are useful in determining and programming a particular
value of N:
N = (P x N_CNTRB) + N_CNTRA
f
IN
= N x F
φ
Definitions:
F
φ
:
RF1 or RF2 phase detector comparison
frequency
f
IN
:
RF1 or RF2 input frequency
N_CNTRA: RF1 or RF2 A counter value
N_CNTRB: RF1 or RF2 B counter value
P:
Preset
modulus
prescaler
LMX2335U RF1 synthesizer: P = 64 or 128
LMX2336U RF1 synthesizer: P = 64 or 128
LMX2335U RF2 synthesizer: P = 64 or 128
LMX2336U RF2 synthesizer: P = 64 or 128
of
the
dual
moduIus
L
www.national.com
33
相关PDF资料 |
PDF描述 |
|---|---|
| LMX2336 | PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2336LSLB | PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2336LTM | PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2336TM | PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications |
| LMX2353TMX | PLLatinum⑩ Fractional N Single 2.5 GHz Frequency Synthesizer |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LMX2335U WAF | 制造商:Texas Instruments 功能描述: |
| LMX2335USLBX | 功能描述:IC FREQ SYNTH DUAL 16LAMINATECSP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| LMX2335UTM | 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2335UTM/NOPB | 功能描述:IC FREQ SYNTHESIZER DUAL 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| LMX2335UTMX | 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications |
发布紧急采购，3分钟左右您将得到回复。