- 您现在的位置：买卖IC网 > PDF目录358886 > LMX2335UTM (NATIONAL SEMICONDUCTOR CORP) PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications PDF资料下载
参数资料
| 型号： | LMX2335UTM |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | XO, clock |
| 英文描述： | PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 1200 MHz, PDSO16 |
| 封装： | PLASTIC, TSSOP-16 |
| 文件页数： | 34/48页 |
| 文件大小： | 3127K |
| 代理商： | LMX2335UTM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页当前第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
1.0 Functional Description
(Continued)
1.5 PHASE/FREQUENCY DETECTORS
The RF1 and RF2 phase/frequency detectors are driven
from their respective N and R counter outputs. The maxi-
mum frequency for both the RF1 and RF2 phase detector
inputs is 10 MHz. The phase/frequency detector outputs
control the respective charge pumps. The polarity of the
pump-up or pump-down control signals are programmed
using the
PD_POL RF1
or
PD_POL RF2
control bits, de-
pending on whether the RF1 or RF2 VCO characteristics are
positive or negative. Refer to
Sections 2.4.2
and
2.6.2
for
more details. The phase/frequency detectors have a detec-
tion range of 2
π
to +2
π
. The phase/frequency detectors
also receive a feedback signal from the charge pump in
order to eliminate dead zone.
PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS
10136785
Notes:
1.
2.
3.
4.
5.
The minimum width of the pump-up and pump-down current pulses occur at the D
o
RF1 or D
o
RF2 pins when the loop is phase locked.
The diagram assumes positive VCO characteristics, i.e. PD_POL RF1 or PD_POL RF2 = 1.
F
r
is the phase detector input from the reference divider (R counter).
F
p
is the phase detector input from the programmable feedback divder (N counter).
D
o
refers to either the RF1 or RF2 charge pump output.
1.6 CHARGE PUMPS
The charge pump directs charge into or out of an external
loop filter. The loop filter converts the charge into a stable
control voltage which is applied to the tuning input of the
VCO. The charge pump steers the VCO control voltage
towards V
P
RF1 or V
P
RF2 during pump-up events and
towards GND during pump-down events. When locked, D
o
RF1 or D
o
RF2 are primarily in a TRI-STATE mode with small
corrections occuring at the phase comparator rate. The
charge pump output current magnitude can be selected by
toggling the
ID
o
RF1
or
ID
o
RF2
control bits.
1.7 MICROWIRE SERIAL INTERFACE
The programmable register set is accessed via the MI-
CROWIRE serial interface. The interface is comprised of
three signal pins: Clock, Data and LE (Latch Enable). Serial
data is clocked into the 22-bit shift register on the rising edge
of Clock. The last two bits decode the internal control regis-
ter address. When LE transitions HIGH, data stored in the
shift register is loaded into one of four control registers
depending on the state of the address bits. The MSB of Data
is loaded in first. The synthesizers can be programmed even
in power down mode. A complete programming description
is provided in
Section 2.0 Programming Description
.
1.8 MULTI-FUNCTION OUTPUTS
The F
LD output pin is a multi-function output that can be
configured as the RF1 FastLock output, a push-pull analog
lock detect output, counter reset, or used to monitor the
output of the various reference divider (R counter) or feed-
back divider (N counter) circuits. The F
o
LD control word is
used to select the desired output function. When the PLL is
in powerdown mode, the F
o
LD output is pulled to a LOW
state.
A
complete
programming
multi-function output is provided in
Section 2.8 F
o
LD
.
description
of
the
1.8.1 Push-Pull Analog Lock Detect Output
An analog lock detect status generated from the phase
detector is available on the F
LD output pin if selected. The
lock detect output goes HIGH when the charge pump is
inactive. It goes LOW when the charge pump is active during
a comparison cycle. When viewed with an oscilloscope,
narrow negative pulses are observed when the charge pump
turns on. The lock detect output signal is a push-pull con-
figuration.
Three separate lock detect signals are routed to the multi-
plexer. Two of these monitor the ‘lock’ status of the individual
synthesizers. The third detects the condition when both the
RF1 and RF2 synthesizers are in a ‘locked state’. External
circuitry however, is required to provide a steady DC signal
to indicate when the PLL is in a locked state. Refer to
Section 2.8 F
o
LD
for details on how to program the different
lock detect options.
L
www.national.com
34
相关PDF资料 |
PDF描述 |
|---|---|
| LMX2335U | PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2336 | PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2336LSLB | PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2336LTM | PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2336TM | PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LMX2335UTM/NOPB | 功能描述:IC FREQ SYNTHESIZER DUAL 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| LMX2335UTMX | 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications |
| LMX2336 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications |
| LMX2336 WAF | 制造商:Texas Instruments 功能描述: |
| LMX2336L | 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications |
发布紧急采购，3分钟左右您将得到回复。