参数资料
型号: LMX2335UTMX
厂商: NATIONAL SEMICONDUCTOR CORP
元件分类: XO, clock
英文描述: PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications
中文描述: PLL FREQUENCY SYNTHESIZER, 1200 MHz, PDSO16
封装: PLASTIC, TSSOP-16
文件页数: 31/48页
文件大小: 3127K
代理商: LMX2335UTMX
Test Setups
(Continued)
LMX2335U and LMX2336U f
IN
Impedance Test Setup
10136779
The block diagram above illustrates the setup required to
measure the LMX2336U device’s RF1 input impedance. The
RF2 input impedance and reference oscillator impedance
setups are very much similar. The same setup is used for a
LMX2336TMEB Evaluation Board. Measuring the device’s
input impedance facilitates the design of appropriate match-
ing networks to match the PLL to the VCO, or in more critical
situations, to the characteristic impedance of the printed
circuit board (PCB) trace, to prevent undesired transmission
line effects.
Before the actual measurements are taken, the Network
Analyzer needs to be calibrated, i.e. the error coefficients
need to be calculated. Therefore, three standards will be
used to calculate these coefficients: an
open
,
short
and a
matched load
. A 1-port calibration is implemented here.
To calculate the coefficients, the PLL chip is first removed
from the PCB. The Network Analyzer port is then connected
to the RF1 OUT connector of the evaluation board and the
desired operating frequency is set. The typical frequency
range selected for the LMX2336U device’s RF1 synthesizer
is from 100 MHz to 2000 MHz. The standards will be located
down the length of the RF1 OUT transmission line. The
transmission line adds electrical length and acts as an offset
from the reference plane of the Network Analyzer; therefore,
it must be included in the calibration. Although not shown, 0
resistors are used to complete the RF1 OUT transmission
line (trace).
To implement an
open
standard, the end of the RF1 OUT
trace is simply left open. To implement a
short
standard, a 0
resistor is placed at the end of the RF1 OUT transmission
line. Last of all, to implement a
matched load
standard, two
100
resistors in parallel are placed at the end of the RF1
OUT transmission line. The Network Analyzer calculates the
calibration coefficients based on the measured S
11
param-
eters. With this all done, calibration is now complete.
The PLL chip is then placed on the PCB. A power supply is
connected to V
CC
and the bias voltage is swept from 2.7V to
5.5V. The OSC
in
pin is tied to the ground plane.Alternatively,
the OSC
in
pin can be tied to V
CC
. In this setup, the comple-
mentary input (f
IN
RF1) is AC coupled to ground. With the
Network Analyzer still connected to RF1 OUT, the measured
f
IN
RF1 impedance is displayed.
Note:
The impedance of the reference oscillator is measured
when the oscillator buffer is powered up (PWDN RF1 Bit = 0
or
PWDN RF2 Bit = 0), and when the oscillator buffer is
powered down (PWDN RF1 Bit = 1
and
PWDN RF2 Bit = 1).
The LMX2335U f
impedance test setup is very much simi-
lar to the above test setup. Note that there are no comple-
mentary inputs in the LMX2335U device.
L
www.national.com
31
相关PDF资料
PDF描述
LMX2335USLBX PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2335UTM PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2335U PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2336 PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2336LSLB PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications
相关代理商/技术参数
参数描述
LMX2336 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications
LMX2336 WAF 制造商:Texas Instruments 功能描述:
LMX2336L 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2336LSLB 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2336LSLBX 功能描述:IC PLLANTINUM SYNTHESZR LAM CSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*