参数资料
型号: LMX2372MDC
厂商: NATIONAL SEMICONDUCTOR CORP
元件分类: PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 1200 MHz, UUC
封装: DIE
文件页数: 6/27页
文件大小: 550K
代理商: LMX2372MDC
2.0 Programming Description (Continued)
2.2 PROGRAMMABLE REFERENCE DIVIDERS (Main and Aux R Counters)
2.2.1 Aux_R Register
If the ADDRESS[1:0] field is set to 0 0, data is transferred from the 22-bit shift register into the Aux_R register when Load Enable
(LE) signal goes high. The Aux_R register sets the Aux PLL’s 15-bit R-counter divide ratio and various programmable modes. The
divide ratio is put into the Aux_R_CNTR[14:0] field. The divider ratio must be
≥ 2. For the description of bits Aux_R15–Aux_R19
see Section 2.4.
Most Significant Bit
SHIFT REGISTER BIT LOCATION
Least Significant Bit
21
20
19
18
17
16
15
14
13
12
11
10
98765432
1
0
Data Field
Address Field
Aux_R
FoLD
1
FoLD
0
Aux_CP
o
_TRI
Aux_CP
o
_4X
Aux_PD_POL
Aux_R_CNTR[14:0]
00
Aux_R19
Aux_R18
Aux_R17
Aux_R16
Aux_R15
Aux_R14
Aux_R13
Aux_R12
Aux_R11
Aux_R10
Aux_R9
Aux_R8
Aux_R7
Aux_R6
Aux_R5
Aux_R4
Aux_R3
Aux_R2
Aux_R1
Aux_R0
2.2.2 Main_R Register
If the ADDRESS[1:0] field is set to 1 0, data is transferred from the 22-bit shift register into the Main_R register which sets the
Main PLL’s 15-bit R-counter divide ratio when Load Enable (LE) signal goes high. The divide ratio is put into the
Main_R_CNTR[14:0] field. The divider ratio must be
≥ 2. For the description of bits Main_R15–Main_R19 see Section 2.4.
Most Significant Bit
SHIFT REGISTER BIT LOCATION
Least Significant Bit
21
20
19
18
17
16
15
14
13
12
11
10
98765432
1
0
Data Field
Address Field
Main_R
FoLD
3
FoLD
2
Main_CP
o
_TRI
Main_CP
o
_4X
Main_PD_POL
Main_R_CNTR[14:0]
10
Main_R19
Main_R18
Main_R17
Main_R16
Main_R15
Main_R14
Main_R13
Main_R12
Main_R11
Main_R10
Main_R9
Main_R8
Main_R7
Main_R6
Main_R5
Main_R4
Main_R3
Main_R2
Main_R1
Main_R0
2.2.3 Reference Divide Ratio (Main and Auxiliary R-Counters)
If the ADDRESS[1:0] field is set to00or10(00 for Aux and 10 for Main) data is transferred MSB first from the 22-bit shift register
into a latch which sets the respective 15-bit R-counter. Serial data format is shown below.
Main_R_CNTR[14:0] or Aux_R_CNTR[14:0]
Divide Ratio
R14
R13
R12
R11
R10
R9
R8
R7
R6
R5
R4
R3
R2
R1
R0
2
000000000000010
3
000000000000011
32,767
111111111111111
Note: R-counter divide ratio must be from 2 to 32,767.
2.3 PROGRAMMABLE FEEDBACK [N] DIVIDERS
2.3.1 Aux_N Register
If the ADDRESS[1:0] field is set to 0 1, data is transferred from the 22-bit shift register into the Aux_N register which sets the Aux-
iliary PLL’s 18-bit N-counter, prescaler value and power-down bit. The 18-bit N-counter consists of a 5-bit swallow
counter, Aux_A_CNTR[4:0], and a 13-bit programmable counter, Aux_B_CNTR[12:0]. Serial data format is shown below.
LMX2370/LMX2371/LMX2372
www.national.com
14
相关PDF资料
PDF描述
LMX2531LQ1500EX PLL FREQUENCY SYNTHESIZER, 80 MHz, QCC36
LMZ12003EXTTZX SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7
LMZ12003EXTTZ SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7
LMZ12003EXTTZE SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7
LMZ14201EXTTZE SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7
相关代理商/技术参数
参数描述
LMX2372SLBX 功能描述:IC FREQ SYNTH DUAL 24LAMINATECSP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*
LMX2372TM 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications
LMX2372TMX 功能描述:IC FREQ SYNTH DUAL 20-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*
LMX2377U 制造商:NSC 制造商全称:National Semiconductor 功能描述:PLLatinum⑩ Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2377U WAF 制造商:Texas Instruments 功能描述: