- 您现在的位置：买卖IC网 > PDF目录44717 > LP3972SQXA413 (NATIONAL SEMICONDUCTOR CORP) 1-CHANNEL POWER SUPPLY SUPPORT CKT, QCC40 PDF资料下载
参数资料
| 型号： | LP3972SQXA413 |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | 电源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, QCC40 |
| 封装： | 5 X 5 MM, LLP-40 |
| 文件页数： | 14/60页 |
| 文件大小： | 1171K |
| 代理商： | LP3972SQXA413 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
I2C Compatible Interface
I2C DATA VALIDITY
The data on SDA line must be stable during the HIGH period
of the clock signal (SCL). In other words, state of the data line
can only be changed when CLK is LOW.
20207614
I2C START and STOP CONDITIONS
START and STOP bits classify the beginning and the end of
the I2C session. START condition is defined as SDA signal
transitioning from HIGH to LOW while SCL line is HIGH.
STOP condition is defined as the SDA transitioning from LOW
to HIGH while SCL is HIGH. The I2C master always generates
START and STOP bits. The I2C bus is considered to be busy
after START condition and free after STOP condition. During
data transmission, I2C master can generate repeated START
conditions. First START and repeated START conditions are
equivalent, function-wise.
20207615
TRANSFERRING DATA
Every byte put on the SDA line must be eight bits long, with
the most significant bit (MSB) being transferred first. The
number of bytes that can be transmitted per transfer is unre-
stricted. Each byte of data has to be followed by an acknowl-
edge bit. The acknowledge related clock pulse is generated
by the master. The transmitter releases the SDA line (HIGH)
during the acknowledge clock pulse. The receiver must pull
down the SDA line during the 9th clock pulse, signifying an
acknowledge. A receiver which has been addressed must
generate an acknowledge after each byte has been received.
After the START condition, a chip address is sent by the I2C
master. This address is seven bits long followed by an eighth
bit which is a data direction bit (R/W). The LP3972 address is
34h. For the eighth bit, a “0” indicates a WRITE and a “1”
indicates a READ. The second byte selects the register to
which the data will be written. The third byte contains data to
write to the selected register.
I2C CHIP ADDRESS - 7h'34
MSB
ADR6
Bit7
ADR5
Bit6
ADR4
Bit5
ADR3
Bit4
ADR2
Bit3
ADR1
Bit2
ADR0
Bit1
R/W
Bit0
0
1
0
1
0
R/W
21
www.national.com
LP3972
相关PDF资料 |
PDF描述 |
|---|---|
| LP3972SQX-5810 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, QCC40 |
| LP3972SQXA514 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, QCC40 |
| LP3972SQ-5810 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, QCC40 |
| LP3972SQXE514 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, QCC40 |
| LPB48DP | 2-OUTPUT 75 W DC-DC REG PWR SUPPLY MODULE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LP3972SQX-A413 | 功能描述:PMIC 解决方案 RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| LP3972SQX-A413/NOPB | 功能描述:PMIC 解决方案 RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| LP3972SQXA514 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Power Management Unit for Advanced Application Processors |
| LP3972SQX-A514 | 功能描述:PMIC 解决方案 RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| LP3972SQX-A514/NOPB | 功能描述:PMIC 解决方案 RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。