- 您现在的位置：买卖IC网 > PDF目录3788 > LPC1226FBD48/301,1 (NXP Semiconductors)MCU 32BIT 96K FLASH 8K 48-LQFP PDF资料下载
参数资料
| 型号： | LPC1226FBD48/301,1 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 18/61页 |
| 文件大小： | 0K |
| 描述： | MCU 32BIT 96K FLASH 8K 48-LQFP |
| 产品培训模块： | LPC1200 Series for Industrial Control |
| 特色产品： | LPC122x Cortex-M0 Microcontrollers |
| 标准包装： | 250 |
| 系列： | LPC1200 |
| 核心处理器： | ARM? Cortex?-M0 |
| 芯体尺寸： | 32-位 |
| 速度： | 45MHz |
| 连通性： | I²C，IrDA，Microwire，SPI，SSI，SSP，UART/USART |
| 外围设备： | 欠压检测/复位，DMA，POR，WDT |
| 输入/输出数： | 39 |
| 程序存储器容量： | 96KB（96K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 8K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 数据转换器： | A/D 8x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 48-LQFP |
| 包装： | 托盘 |
| 其它名称： | 568-5161 LPC1226FBD48/301 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
LPC122X
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 26 August 2011
25 of 61
NXP Semiconductors
LPC122x
32-bit ARM Cortex-M0 microcontroller
The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be
boosted to a higher frequency, up to the maximum CPU operating frequency, by the
system PLL. The ARM processor clock frequency is referred to as CCLK elsewhere in this
document.
7.18.1.3
Watchdog oscillator
The watchdog oscillator can be used as a clock source that directly drives the CPU, the
watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is
programmable between 7.8 kHz and 1.7 MHz. The frequency spread over processing and
temperature is
40 %.
7.18.2 System PLL
The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input
frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO).
The multiplier can be an integer value from 1 to 32. The CCO operates in the range of
156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within
its frequency range while the PLL is providing the desired output frequency. The output
divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. The PLL output
frequency must be lower than 100 MHz. Since the minimum output divider value is 2, it is
insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed
following a chip reset and may be enabled by software. The program must configure and
activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source.
The PLL settling time is 100
s.
7.18.3 Clock output
The LPC122x features a clock output function that routes the IRC oscillator, the system
oscillator, the watchdog oscillator, or the main clock to an output pin.
7.18.4 Wake-up process
The LPC122x begin operation at power-up and when awakened from Deep power-down
mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation
to resume quickly. If the main oscillator or the PLL is needed by the application, software
will need to enable these features and wait for them to stabilize before they are used as a
clock source.
7.18.5 Power control
The LPC122x support a variety of power control features. There are three special modes
of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down
mode. The CPU clock rate may also be controlled as needed by changing clock sources,
reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a
trade-off of power versus processing speed based on application requirements. In
addition, a register is provided for shutting down the clocks to individual on-chip
peripherals, allowing fine tuning of power consumption by eliminating all dynamic power
use in any peripherals that are not required for the application. Selected peripherals have
their own clock divider which provides even better power control.
7.18.5.1
Sleep mode
When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep
mode does not need any special sequence but re-enabling the clock to the ARM core.
相关PDF资料 |
PDF描述 |
|---|---|
| 1061541111 | ADPT OPT MULTIMODE FC-SC BEIGE |
| PK30X128VMD100 | IC ARM CORTEX MCU 128K 144-MAP |
| MCHC908JK8CPE | IC MCU 8K FLASH 8MHZ 20-DIP |
| MCF51CN128CGT | IC MCU 32BIT 128K FLASH 48-QFN |
| PK60N256VLL100 | IC ARM CORTEX MCU 256K 100-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LPC1226FBD64 | 制造商:NXP 功能描述:M0 Core MCU |
| LPC1226FBD64/301 | 制造商:NXP Semiconductors 功能描述:MCU 96K FLASH CORTEX-M0 64LQFP 制造商:NXP Semiconductors 功能描述:MCU, 96K FLASH, CORTEX-M0, 64LQFP |
| LPC1226FBD64/301,1 | 功能描述:ARM微控制器 - MCU CORTEX M0 96K FL 8K DMA CRC ADC COMPARTR RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 处理器系列:STM32F373xx 数据总线宽度:32 bit 最大时钟频率:72 MHz 程序存储器大小:256 KB 数据 RAM 大小:32 KB 片上 ADC:Yes 工作电源电压:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LQFP-48 安装风格:SMD/SMT |
| LPC1226FBD64/3011 | 制造商:NXP Semiconductors 功能描述:LPC1226FBD64/LQFP64/TRAYB//301 |
| LPC1226FBD64301 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:32-bit ARM Cortex-M0 microcontroller; up to 128 kB flash and 8 kB SRAM |
发布紧急采购，3分钟左右您将得到回复。